TECHNICAL MANUAL
OPERATOR'S, UNIT, AND DIRECT SUPPORT
MAINTENANCE MANUAL
PROCESSOR, INTERMEDIATE
FREQUENCY CV-4008/U
(NSN 5895-01-2993417) (EIC: N/A)


Distribution authorized to the Department of Defense and DOD contractors only for official use or for administrative or operational purposes. This determination was made on 15 October 1991. Other requests for this document will be referred to Commander, US Army Communications-Electronics Command and Fort Monmouth, ATTN: AMSEL-LC-LM-LT, Fort Monmouth, New Jersey 07703-5007.

DESTRUCTION NOTICE - Destroy by any method that will prevent disclosure of contents or reconstruction of the document.

## ■



E


SAFETY STEPS TO FOLLOW IF SOMEONE IS THE VICTIM OF ELECTRICAL SHOCK


DO NOT TRY TO PULL OR GRAB THE INDIVIDUAL


IF POSSIBLE, TURN OFF THE ELECTRICAL POWER


IF YOU CANNOT TURN OFF THE ELECTRICAL POWER, PULL, PUSH OR LIFT THE PERSON TO SAFETY USING A DRY WOODEN POLE OR A DRY ROPE OR SOME OTHER INSULATING MATERIAL

SEND FOR HELP AS SOON AS POSSIBLE

AFTER THE INJURED PERSON IS FREE OF CONTACT WITH THE SOURCE OF ELECTRICAL SHOCK, MOVE THE PERSON A SHORT DISTANCE AWAY AND IMMEDIATELY START ARTIFICIAL RESUSCITATION

## SAFETY SUMMARY

## WARNING

- Zinc chromate dust primer is highly toxic to eyes. skin, and respiratory tract. Eye and skin protection required Good general ventilation is normally adequate (para 5-34).
- Isopropyl alcohol is flammable and moderately toxic to eyes, skin, and respiratory tract. Eye and skin protection required. Good general ventilation is normally adequate (para 534).
- Whenever possible, shut off the power source before beginning work inside unit to prevent electrical shock (para 5-7).


## HOW TO USE THIS MANUAL

1 HOW DO I FIND INFORMATION? To help you locate information. this manual has three types of indexes.
a. Table of Contents. Entries within the main table of contents duplicate the entries on the front cover and are highlighted. This is in case the cover is torn off or soiled beyond legibility.
b. Chapter Indexes. These indexes are located in the front of each chapter The listings are in the order of appearance.
2. HOW DO I GET FAMILIAR WITH THE EQUIPMENT? Seechapter 11 for physical and functional descriptions.
3. DOES THE MANUAL CONTAIN OPERATOR INSTRUCTIONS? See chapter 2 and 3 for applicability.
4. WHAT IS THE EXTENT OF ORGANIZATIONAL MAINTENANCE? See Chapter 4. Normally, organizational maintenance is limited to quarterly preventive maintenance checks and services and replacement of defective line replaceable units (LRUs).
5. WHERE IS DIRECT SUPPORT MAINTENAANCE COVERED? Se chapter 5
6. ARE OTHER MANUALS REQUIRED? Refer to appendix Afor a list Obtain these manuals through publication supply channels.
7. WHAT TOOLS AND EQUIPMENT ARE REQUIRED? Turn to appendix B (Maintenance Allocation) for a listing.
8. HOW DO I GET SPARE PARTS? Refer t t paragraph 5-3
9. WHAT ACTIONS ARE TAKEN ID MISTAKES ARE FOUND IN THE MANUAL? See the block on the table of contents for procedures.
10. DO I NEED TO KNOW ANY SPECIAL SAFETY INSTRUCTIONS? Ensure you understand the information on page $A$ and $B$ before you operate or maintain the equipment

## HOW TO USE THIS MANUAL - Continued

11. WHAT OTHER FEATURES SHOULD I KNOW ABOUT THIS MANUAL? You should know the use of NOTES, CAUTIONS, and WARNINGS. Definitions are:

## NOTE

Highlights an essential operating or maintenance procedure, condition, or statement.

## CAUTION

Highlights an essential operating or maintenance procedure, practice, condition, statement, etc., which, if not strictly observed, could result in damage to, or destruction of, equipment or loss of mission effectiveness,

## WARNING

Highlights an essential operating or maintenance procedure, practice, condition, statement, etc. , which, if not strictly observed, could result in injury to, or death of, personnel or long term health hazards.

Technical Manual
No. 11-5895-1284-13

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, DC, 1 May 1994

# OPERATOR'S, UNIT, AND DIRECT SUPPORT MAINTENANCE MANUAL PROCESSOR, INTERMEDIATE FREQUENCY CV-4008/U <br> (NSN 5895-01-299-3417) (EIC: N/A) 

## REPORTING ERRORS AND RECOMMENDING IMPROVEMENTS

You can help improve this manual. If you find any mistakes, or if you know of a way to improve the procedures, please let us know. Mail your letter, DA Form 2028 (Recommended Changes to Publications and Blank Forms) or DA Form 2028-2 located in back of this manual direct to: Commander, US Army Communications-Electronics Command and Fort Monmouth, ATTN: AMSEL-LC-LM-LT, Fort Monmouth, New Jersey 07703-5007. In either case a reply will be furnished direct to you.
HOW TO USE THIS MANUAL ..... C
CHAPTER 1. INTRODUCTION
Section $\square$ General Information ..... 1-1
IIIEquipment Description ..... 1-7
III Technical Principles of Operation ..... 1-14
CHAPTER 2. OPERATING INSTRUCTIONS ..... 2-1
CHAPTER 3. OPERATOR MAINTENANCE ..... 3-1
CHAPTER 4. ORGANIZATIONAL MAINTENANCE. .....  4 -1
CHAPTER 5. DIRECT SUPPORT MAINTENANCE
Section $\quad 1$ Repair Parts, Special Tools, TMDE, and Support Equipment. ..... 5-2
$\square$ Troubleshooting ..... 5-3
III Maintenance ..... 5-112
IV Preparation for Storage or Shipment. ..... 5-123
APPENDIX A REFERENCES ..... A-1
APPENDIX B MAINTENANCE ALLOCATION I
Section 1 Introduction ..... B-1
II Maintenance Allocation Chart ..... B-3
IIITDols and Test Equipment Requirements ..... B-1
IV Remarks ..... B-13
APPENDIX C ILLUSTRATED LIST OF MANUFACTURED ITEMS ..... C-1


PROCESSOR, INTERMEDIATE FREQUENCY CV-4008/U
1-0

## CHAPTER 1

## INTRODUCTION



## Section I. GENERAL INFORMATION

## 1-1. SCOPE

Type of Manual: Operator's, Organizational, and Direct Support Maintenance
Model Number and Equipment Name: CV-4008/U - Processor, Intermediate Frequency (IF Processor) (IFP).
Purpose of Equipment: Processes if. signals for signal qualification and signal confirmation.

## 1-2. CONSOLIDATED INDEX OF ARMY PUBLICATIONS AND BLANK FORMS

Refer to the latest issue of DA Pam 25-30 to determine whether there are new editions, changes, or additional publications pertaining to the equipment.

## 1-3. MAINTENANCE FORMS, RECORDS, AND REPORTS

a. Reports of Maintenance and Unsatisfactory Equipment. Department of the Army forms and procedures used for equipment maintenance will be those prescribed by DA Pam 738-750, as contained in Maintenance Management Update.
b. Reporting of Item and Packaging Discrepancies. Fill out and forward SF 364 (Report of Discrepancy (ROD)) as prescribed in AR 735-11-2/DLAR 4140.55/SECNAVINST 4355.18/AFR 400-54/MCO 4430.3J.
c. Transportation Discrepancy Report (TDR) (SF 361). Fill out and forward Transportation Discrepancy Report (TDR) (SF 361) as prescribed in AR 55-38/NAVSUPINST 4610.33C/AFR 75-18/MCO P4610.19D/DLAR 4500.15.

## 1-4. REPORTING EQUIPMENT IMPROVEMENT RECOMMENDATIONS (EIR)

If your equipment needs improvement, let us know. Send us an EIR. You, the user, are the only one who can tell us what you don't like about your equipment. Let us know why you don't like the design or performance. Put it on an SF 368 (Product Quality Deficiency Report). Mail it to: Commander, US Army Communications-Electronics Command and Fort Monmouth, ATTN: AMSEL-LC-ED-CFO, Fort Monmouth, New Jersey 07703-5023. We'll send you a reply.

## 1-5. DESTRUCTION OF ARMY ELECTRONICS MATERIEL

Destruction of Army electronics materiel to prevent enemy use shall be in accordance with TM 750-244-2.

## 1-6. ADMINISTRATIVE STORAGE

Administrative storage of equipment issued to and used by Army activities will have Preventive Maintenance Checks and Services (PMCS) performed before storing. When removing the equipment from administrative storage, the PMCS checks should be performed to assure operational readiness.

## 1-7. REFERENCE INFORMATION

This listing includes the nomenclature cross reference list and list of abbreviations used in this manual.
a. Nomenclature Cross Reference List.

| Common Name | Official Nomenclature |
| :--- | :---: |
| Computer processor (CP) .................Computer Processor CP-1692/U |  |
| Control panel........................Control Panel C-1 1804/ALQ |  |

## 1-7. REFERENCE INFORMATION - Continued

| Common Name | Official Nomenclature |
| :---: | :---: |
| Radio frequency antenna (RFA).....Antenna. Radio Frequency AS-3901/U Receiver digital control (RDC).........Control, Receiver, Digital C-1 1634/U |  |
|  |  |
| Receiver PS. | Power Supply. Receiver PP-8184/U |
| Signal data recorder (SDR) | .Recorder, Signal Data RD-547/U |
| Storage battery | .Battery, storage C5117400 |
| System PS | .Power Supply PP-8158/U |
| Wide band data link | .Interoperable Airborne Data link |
| $150 \mathrm{MHz} \mathrm{IF} \mathrm{(A1A1}, \mathrm{A1A2}$, |  |
| . A1A4, AlA5).. | .Module Assy, 150 MHz IF Matched IF Set (A1A1, A1A2, A1A4, A1A5) (C5116718) |
| BIT (A1A3) | .Module Assy, Built-in test (A1A3) (C5116581) |
| $180 \mathrm{MHz} \mathrm{IF} \mathrm{(USB)} \mathrm{(A1A6)}$. | .Module Assy, 180 MHz IF (A1A6) (C5116641) |
| 120 MHz IF (LSB) (A1A7). | .Module Assy, 120 MHz IF (A1A7) (C5116641) |
| Coarse FRU (A1A8) | .Module Assy, Frequency Resolving Unit (A1A8) (C5116649) |
| 150 MHz Intfc/log (A1A9) | .Module Assy, 150 MHz Limiter/Log Amplifier (AIA9) (C5116637) |
| Delay Line (A1A10) | Module Assy, Delay line (AIA10) (C5116727) |
| FRU conv (A1A11) | Module Assy, Converter-Frequency Resolving Unit (A1A11) (C5116530) |
| Quad phase $\operatorname{det} \mathrm{A}(\mathrm{A} 1 \mathrm{~A} 12)$ | .Module Assy, Quad Phase Detector A (A1A12) (C5116630) |
| Quad phase det B (A1 A13) | .Module Assy, Quad Phase Detector B (A1A13) (C5116610) |
| Intfc logic (A2A1) | .Interface CCA (A2A1) (C5116606) |
| Confirm logic (A2A2) | Confirm Logic CCA (A2A2) (C5090540) |
| Thr/gate gen (A2A3) | Threshold Detector and Gate Generator CCA (A2A3) (C5116732) |
| Phase reversal det (A2A4) | .Phase Reversal Detector CCA (A2A4) (C5116720) |
| Dual phase S-H (A2A5, A2A6, | .Dual Sample/Hold Phase CCA (A2A5, A2A6, A2A7) (C5116596) |
| Dual FRU S-H (A2A8) | .Dual Sample/Hold Fine Frequency <br> Resolving Unit CCA (A2A8) (C5116596) |
| Dual amptd S-H (A2A9). | .Dual Sample/Hold Amplitude CCA (A2A9) (C5116592) |
| Dual FRU S-H (A2A10) | .Dual Sample/Hold Frequency Resolving Unit CCA (A2A10) (C5116600) |
| DUAL FRU/amptd S-H (A2A | .Dual Sample/Hold Amplitude Frequency Resolving Unit (A2A11) (C5116602) |

## 1-7. REFERENCE INFORMATION - Continued

b. List of Abbreviations.


## 1-7. REFERENCE INFORMATION - Continued

c. List of Abbreviations


## 1-8. SAFETY, CARE, AND HANDLING

a. Safety. For artificial respiration, refer to FM 21-11. When lifting or handling heavy objects, use two persons to prevent possible back injury.
b. Care. Do not use the equipment as a step or a seat.
c. Handling. Do not drop the equipment or turn it over roughly. Avoid damage to connectors.

## Section II. EQUIPMENT DESCRIPTION

## 1-9. CHARACTERISTICS, CAPABILITIES, FEATURES

## CHARACTERISTICS

- LIGHTWEIGHT
- RACK-MOUNTED


## CAPABILITIES

- ACCEPTS SIX BAND-SELECTED IF INPUT SIGNALS
- OUTPUTS ANALOG SIGNALS AND DIGITAL FLAGS TO INTERFACE UNIT

FEATURES
USES TRIGGER CHANNELS AND PHASE CHANNELS TO DETERMINE,

- PHASE
- FREQUENCY
- AMPLITUDE
- DYNAMIC RANGE
- SPURIOUS SIGNAL RESPONSE
- IF RECEIVED SIGNAL IS UPPER OR LOWER SIDEBAND


## 1-10. LOCATION AND DESCRIPTION OF MAJOR COMPONENTS

a. General Location. Refer to TM 11-5821-332-13.
b. Major Components

(1) CONNECTOR PLATE A.
(2) CIRCUIT CARD UNIT A2.
(3) MODULE UNIT A1.
(4) CONNECTOR PLATE B.
(5) QUAD PHASE DET A (A1A12).
(6) QUAD PHASE DET B (AIA13).

Provides interface between modules and circuit cards
Contains circuit cards A2A1 through A2A11
Contains modules A1A1 through A1A13
Provides interface between modules and circuit cards
part of module unit A1
Part of module unit A1

1-10. LOCATION AND DESCRIPTION OF MAJOR COMPONENTS - Continued
c. Modules.

(1) $\mathbf{1 5 0} \mathbf{~ M H z ~ I F ~ ( A 1 A 1 ) . ~}$
(2) $\mathbf{1 5 0} \mathbf{~ M H z ~ I F ~ ( A 1 A 2 ) . ~}$
(3) BIT (A1 A3).
(4) 150 MHz IF (A1A4).
(5) 150 MHz IF (A1A5).
(6) $\mathbf{1 2 0} \mathbf{~ M H z ~ I F ~ ( L S B ) ~ ( A 1 A 7 ) ~}$
(7) $\mathbf{1 8 0} \mathbf{~ M H z ~ I F ~ ( U S B ) ~ ( A 1 A 6 ) ~}$
(8) COARSE FRU (A1A8)
(9) $\mathbf{1 5 0} \mathbf{~ M H z ~ L M T R / L O G ~ ( A I A 9 ) . ~}$
(10)DELAY LINE (AA10).
(11)FRU CONV (A1A11).

Amplifies CH A input
Amplifies CH B input
Provides BIT IF to all 150 MHz IF modules
Amplifies CH C input
Amplifies CH D input
Amplifies LSB signals
Amplifies USB signals
Contains frequency resolving units
Processes CH D signals
Provides linear phase changes
Provides two Q and I outputs

## 1-10. LOCATION AND DESCRIPTION OF MAJOR COMPONENTS - Continued

d. Circuit Cards.

(1) INTFC LOGIC (A2A1).
(2) CONFIRM LOGIC (A2A2).
(3) THRIGATE GEN (A2A3).
(4) PHASE REVERSAL DET (A2A4). Outputs new pulse based on phase reversal
(5) DUAL PHASE S-H (A2AS). Holds sample phase pulses
(6) DUAL PHASE S-H (A2A6). Holds sample phase pulses
(7) DUAL PHASE S-H (A2A7). Holds sample phase pulses
(8) DUAL PHASE S-H (A2A8). Holds sample fine frequency pulses
(9) DUAL AMPTD S-H (A2A9). Holds sample amplitude pulses
(10) DUAL FRU S-H (A2A10). Holds sample coarse frequency pulses
(11) DUAL FRU/AMPTD S-H (A2A11). Holds sample frequency and amplitude pulses

1-10. LOCATION AND DESCRIPTION OF MAJOR COMPONENTS - Continued
e. External Interfaces.

(1) J1
(2) J3.
(3) J8.
(4) J10.
(5) J9.
(6) J7.
(7) J6.
(8) J 5.
(9) J4.
(10) J2.

Power input
IU interface
RDC interface
BIT output
USB trigger input
LSB trigger input
CH D DF input
CH C DF input
CH B DF input
CH A DF input
1-10

## 1-11. EQUIPMENT DATA

a. Physical

Weight
Height
Width
Length
b. Functional

Input Power

Interface
External
Internal
Output
c. Environmental

Temperature
Operating
Operating
Non-operating......................................................... - 60 degrees $\mathbf{F}$ (-51 degrees $C$ ) to +185 degrees $F(+85$ degrees C)
Altitude
Operating
$30,000 \mathrm{ft}(9,144 \mathrm{~m})$
Non-operating.........................................................40,000 ft (12,192 m)
Humidity
0 to 98 percent
Fungus
Fungus resistant
Salt fog .................................................................Prolonged exposure without degradation
Sand and Dust ................................................................Exposure without damage or degradation
Vibration
$26.40 \mathrm{lb}(12.00 \mathrm{~kg})$
7.63 in ( 19.38 cm )
4.88 in ( 12.39 cm )
16.75 in ( 42.54 cm )

+ 15.0 Vdc @ 5.0 amp
-15.0 Vdc @ 1.9 amp
+5.0 Vdc @ 1.8 mmp
$-5.5 \mathrm{Vdc} @ 7.7 \mathrm{amp}$
IF switch band selected signals
Processes data and holds samples for later digitalization
DF, FRU, or log amplitude signals

Transportable by ground vehicle, watercraft, or aircraft

## Section III. TECHNICAL PRINCIPLES OF OPERATION

## 1-12. OVERVIEW

(1) RADIO FREQUENCY ANTENNA (RFA). Intercepts rf emitter signals. Downconverts rf signals to produce phase and trigger if signal outputs.
(2) IF SWITCH (IFS). Filters RFA phase and trigger if signals. Routes if signals to IFP as directed by RDC
(3) IF PROCESSOR (IFP). Processes if signals for signal qualification and signal confirmation.
(4) CONTROL PANEL. Controls system PS. Also used to zeroize CP memory.
(5) INTERFACE UNIT (IU). Provides interface and control of major system units.
(6) COMPUTER PROCESSOR (CP). Performs data computation and signal processing functions for quantizercontrol group (Q-C group).
(7) SYSTEM PS. Provides primary power for Q-C group.
(8) RECEIVER PS. Provides power for receiver group.
(9) RECEIVER DIGITAL CONTROL (RDC). Provides digital control of receiver group and routing of data to Q-C group.
(10) FREQUENCY SYNTHESIZERS (FS). Generates phase lock loop local oscillator (LO) signals ( three bands) to rapidly tune RFA.

## 1-12 OVERVIEW - Continued



## 1-13. DETAILED OPERATION

a. Input Gain and Vectoring.
(1) $\mathbf{1 5 0} \mathbf{~ M H z ~ I F ~ ( A 1 A 1 , ~ A 1 A 2 , ~ A 1 A 4 , ~ A 1 A 5 ) . ~ E a c h ~ m o d u l e ~ r e c e i v e s ~ d f ~ s i g n a l ~ f r o m ~ I F S ~ o r ~ B I T ~ s i g n a l s ~ f r o m ~ A 1 ~ A 3 . ~}$ Either signal is processed, depending upon command received. Chosen signal is tuned by wideband bandpass filter, limited, amplified, and phase-shifted by 90 -degree hybrid shift network. This provides two pairs of identical signals. except that one pair is 90 -degree phase shifted.
(2) BIT (A1 A3). Not a part of input gain and vectoring circuit. Generates signals that are input to 150 MHz IF modules (A1A1, A1A2, A1A4, A1A5), A1A6, and A1A7. A1A7 is controlled by command signal from RDC.
(3) 180 MHz IF (USB) (A1A6), $\mathbf{1 2 0} \mathbf{~ M H z ~ I F ~ ( L S B ) ~ ( A 1 A 7 ) . ~ E a c h ~ m o d u l e ~ r e c e i v e s ~ t r i g g e r ~ s i g n a l s ~ f r o m ~ I F S ~ o r ~ B I T ~}$ signals from A1A3. Either signal is processed, depending upon command received. Chosen signal is sharply tuned by bandpass filter. limited, and amplified. Two kinds of limited outputs are provided' a limited signal power output and a signal level dependent dc log voltage output.

1-13. DETAILED OPERATION - Continued


BIT, INPUT GAIN, AND VECTORING CIRCUITS BLOCK DIAGRAM

1-13. DETAILED OPERATION- Continued

## b. Frequency/Phase Measurement

(4) COARSE FRU (A1A8). Receives inputs from A1A9 and A1A11 Contains three coarse frequency resolving units Frequency measurements are made in terms of phase shift measurements Outputs are in amplitude variations that are proportional to frequency
(5) $\mathbf{1 5 0} \mathbf{~ M H z ~ L M T R / L O G ~ ( A 1 A 9 ) . ~ R e c e i v e s ~ i n p u t s ~ f r o m ~ C H ~ D ~} 150 \mathrm{IF} \mathrm{MHz}$ (A1A5) and provides two kinds of outputs. limited if. signal power output and log dc signal level dependent on amplitude of input if signal
(6) DELAY LINE (AIIA10). Consists of three separate delay lines Works with coarse FRU (A1A8) and quad phase dot A (A1A12) to provide linear phase change for frequency measurement.
(7) FRU CONV (A1 A11). Receives inputs from 150 MHz Imtr/log (AIA9). Outputs two Q and two 1 signals for frequency measurements. The Q output has a 90 -degree phase difference from reference; the 1 outputs have a zero phase difference from the reference.
(8) QUAD PHASE DET (A1A12, A1A13). Detects phase differences between in-phase channel inputs and quadrature channel inputs, generating analog voltage outputs. Quad phase detector module contains two dual phase detector subassemblies I and Q outputs are changing voltages that are proportional to input phase differences.

1-13. DETAILED OPERATION - Continued


1-13. DETAILED OPERATION - Continued
c. Sample and Hold Data.
(9) DUAL PHASE S-H (A2A5-A7). Receives sample command from thr/gate gen (A2A3). Sample phase dependent voltage output from associated quad phase det (A1 A12 or A1 A13) and holds for computer processing.
(10) DUAL FRU S-H (A2A8). Receives sample command from thr/gate gen (A2A3). Samples frequency dependent voltage output from dual phase det (A1A12) and holds for computer processing.
(11) DUAL FRU S--H (A2A10). Samples frequency dependent output of coarse FRU (A1A8) 120 MHz and 180 MHz detectors, and holds for computer processing.
(12) DUAL FRU/AMPTD S-H (A2A11). Consists of two subassemblies One subassembly input is amplitude dependent CH D from 150 MHZ Imtr/log (A1A9). Other subassembly input is frequency dependent, 150 MHz detector output from coarse FRU (A1 A8). Each responds to sample commands from thr/gate gen (A2A3) through intfc logic (A2A1).
(13) DUAL AMPTD S-H (A2A9). Samples amplitude dependent voltage output of 180 MHz IF (USB) (A1A6) and 120 MHz IF (LSB) (AIA7), and holds for computer processing.

## 1-13. DETAILED OPERATION - Continued



1-13. DETAILED OPERATION - Continued
d. Signal Logic and Input/Output
(14) THR/GATE GEN (A2A3). Generates S-H commands and pulse width gate from either 180 MHz IF (USB) (A1A6) or 120 MHz IF (LSB) (A1A7) log outputs Sets receiver processing threshold.
(15) CONFIRM LOGIC (A2A2). Detects undesirable. spurious signals Outputs either a PW RESET signal which indicates a substandard signal, or a START TRIG which indicates signal quality is acceptable. Frequency, pulse width, and amplitude are checked.
(16) PHASE REVERSAL DET (A2A4). Receives I and 0 inputs from quad phase det A (A1 A12), and outputs new pulse each time frequency change causes phase rollover.
(17) INTFC LOGIC (A2A1). Permits IFP to communicate with IU and RDC. Use for digital control signals only.

1-13. DETAILED OPERATION - Continued


## 1-13. DETAILED OPERATION - Continued

The following is a more detailed coverage of the IFP operation. The detailed IFP overall functional block diagram is divided into four separate illustrations:

- Built-in-test (BIT), input gain, and vectoring circuits block diagram
- Frequency/phase measurement circuits block diagram
- Sample-and-hold data circuits block diagram
- Signal logic and input/output circuits block diagram
e. BIT. Input Gain and Vectoring Circuits. Refer to the BIT, input gain, and vectoring circuits block diagram.
(1) 150 MHz IF (A1A1, A1A2, A1 A4, A1 A6). Each of the four modules receives df signals from the IFS or test signals from the BIT (A1A3) assembly. Either signal is processed depending upon the BIT 31 command received from the RDC via the interface (A2A1) assembly.. BIT 31 command switches the inputs of the four modules from the DF signal to the test signal during BIT. The selected signals are tuned by the wideband bandpass filter, limited, amplified. and phase-shifted (by the 90-degree hybrid shift network). This provides two pairs of similar signals (one pair is 90 -degree phase-shifted).
(2) BIT (A1A3). The BIT (A1A3) assembly receives command signals from the RDC via the interface (A2A1) assembly and outputs test signals to each of the six if. assembly modules (A1 AI), A1 A2. A1 A5, A1A6, A1A7). The BIT -/ command is derived from BIT 31 and BIT 33 commands and is used to activate the test signal BIT 32 command is used to switch the test signal between the USB trigger and the LSB trigger channels.
(3) 180 MHz IF UPPER SIDEBAND (USB) (A1A6), and 120 MHz IF LOWER SIDEBAND (LSB) (A1A7). Each of the two modules receives trigger signals from the IFS or test signals from the Bit (A1A3) assembly. Either of the signals is processed depending upon RDC BIT 33 command received via the interface (A2A1) assembly. BIT 33 command switches the inputs of the two modules from the trigger signal to the test signal during BIT. The selected signals are bandwidth limited by the bandpass filter, limited, and amplified. Two kinds of limited outputs are provided: a limited signal power output and a dc log voltage output (input signal level dependent).

1-13. DETAILED OPERATION-Continued


## BIT, INPUT GAIN, AND VECTORING CIRCUITS BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

f. 150 MHz IF (AIA1, A1A2, A1A4, A1A5) Refer to the 150 MHz IF (A1A1. A1A2, A1A4, A1 A5) block diagram and the BIT, input gain, and vectoring circuits block diagram Each of the four modules receives df signals from the IFS or test signals from the BIT (AIA3) assembly Either signal is processed depending upon the BIT 31 command received from the RDC via the Interface (A2AI) assembly BIT 31 command switches the inputs of the four modules from the DF signal to the test signal during BIT The selected signals are tuned by the wideband bandpass filter, limited, amplified, and phase-shifted (by the 90 -degree hybrid shift network) This provides two pairs of similar signals (one pair is 90 -degree phase-shifted).

## NOTE

The four 150 MHz limiter if. modules (A1 A1, A1 A2, A1 A4, A1 A5) are assigned serial numbers and supplied (and maintained) as a matched set. The follow-ing discussion is representative of each of the four 150 MHz limiter if modules.
(1) Inputs.

- BIT 31
- TEST SIGNAL
- DFIN
(2) Outputs.
- DF IF (11) OUT
- DF IF (12) OUT
- DF IF (Q1) OUT
- DF IF (Q2) OUT
- IF OUT
(3) First Stage Signal Processing.
- Received mission signals enter the appropriate df channel if. module at coaxial connector P1. If selected, BIT signals enter at coaxial connector P2. Monolithic switch AI U1, under control of the BIT control signal BIT 31 , selects one of the two input signals for processing.
- The selected signal is applied to bandpass filter AI FL1. A1 FL1 has a total 3 dB bandwidth of 30 MHz , centered at 150 MHz .
- The 5 dB T-pad following A1 FL1 performs several functions. it provides an accurate termination for filter A1 FL1, includes adjustable phase-shift compensation in the form of variable capacitor A1 C3, and prevents overloading amplifier AI U2.
- The signals are amplified by A1 U2, a packaged very high frequency (VHF) amplifier with 13 to 16 dB of gain.
- From A1U2, the signals are sent to a two-way in-phase power divider,

A1U3. One of the outputs of AI U3 goes directly to IF OUT connector P3 This signal is used only on the df channel D if. module, from which it drives the 150 MHz limiter/log assembly and eventually the 150 MHz fine FRU.

- The second power divider output goes to the limiting amplifier chain

1-13. DETAILED OPERATION - Continued


150 MHz IF (A1A1, A1A2, A1A4, A1A5) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

(4) Second Stage Signal Processing. The next section of the 150 MHz if. module is a six stage limiter composed of subassemblies A2 and A3.

- Subassembly A2 is limiter amplifier B, consisting of amplifiers A2AR1 through A2AR4.
- Subassembly A3 is limiter amplifier A, consisting of amplifiers A3AR2 and A3AR1. A simple 150 MHz bandpass filter is inserted before the last limiting amplifier stage to prevent overload from broadband noise originating in the receiver front end.
- Since the limiting amplifier cannot drive 50 ohm loads directly, emitter follower A3Q1 is used as an impedance matching stage.
(5) Third Stage Signal Processing. The last section of the 150 Mhz limiter if. module, the A4 subassembly, is a phase-shift and signal distribution circuit.
- The 1 volt peak-to peak (zero dB ) signal from the limiter section is amplified by 13 dB to 16 dB by A4AR1.
- From A4AR1, the amplified signals are sent to a 90-degree phase-shift hybrid, A4U3.
- Signals from the A4U3 in-phase output (port D) are split by power divide A4U2 and sent to output connectors P7 and P8 as the DF IF OUT (I) signals.
- Similarly, the A4U3 quadrature output signal (90-degree lagging in phase) from port C is split by A4U1 and becomes the DF IF OUT ( 0 ) signals at P5 and P6.
- Signals at the four I and Q outputs (P5, P6, P7, P8) have an amplitude of approximately +8 dBm . The I and Q outputs are compared in pairs by the quad df phase detectors (A1A12 and A1A13).


## 1-13. DETAILED OPERATION Continued



150 MHz (A1A1, A1A2, A1A4, A1A5) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

g 180 MHz IF USB (A1A6) and 120 MHz IF LSB (A1A7). Refer to the 180 MHz IF (USB) (A1A6) and 120 MHz IF (LSB) (A1A7) block diagram and the BIT input gain and vector-ing circuits block diagram Each of the two modules receives trigger signals from the ]FS or test signals from the BIT (A1A3) assembly Either of the signals is processed depending upon RDC BIT 33 command received via the interface (A2A1) assembly BIT 33 command switches the Inputs of the two modules from the trigger signal to the test signal during BIT The selected signals are bandwidth limited by the bandpass filter, limited, and amplified. Two kinds of limited outputs are provided: a limited signal power output and a dc log voltage output (input signal level dependent)
(1) Inputs.

- Trigger signals from the IFS
- Test signal from the BIT (A1A3) assembly
- BIT 33 from the interface (A2A1) assembly
(2) Outputs.
- LIMITED IF OUT
- LOG VIDEO
(3) Signal Processing.
- Received mission signals enter the appropriate trigger channel module at coaxial connector P1. If selected, IFP built-in test (BIT) signals enter at P2. Monolithic switch A2U1, under control of the BIT control signal BIT 33, selects one of the two input signals for processing.
- The selected signal is applied to bandpass filter A2FL1, which has a total 3 dB bandwidth of 30 MHz , centered on the module's specified center frequency. The attenuator following A2FL1 provides an accurate termination as well as preventing overload of amplifier A2AR1.
- The signals are amplified by A2AR1, a packaged VHF amplifier with 13 to 16 dB of gain. From A2AR1, signals are sent to an equalizer circuit. The values of the equalizer components differ in the 120 MHz and 180 MHz modules to allow for the module's respective center frequency This circuit provides frequency response equalization, tending to flatten the response within FL1's passband.
- The next section of the if. module is a logarithmic video detector and limiter (U1-U8). The log video detector uses eight limiting amplifiers in a successive detection configuration with approximately 85 dB of dynamic range. The two types of if. modules use slightly different values of interstage coupling and compensation components between the log detector stages, due to their different center frequencies.
- The bias voltage regulator (Q1, U9B) controls the bias applied to the limiting amplifiers and therefore amplifier gain.
- The logarithmic video detector and limiter has two outputs. The first is an amplified if. signal limited to 1 volt peak-to-peak The second is a log video signal.

1-13. DETAILED OPERATION-Continued


180 MHz IF (USB) (A1A6), AND 120 MHz IF (LSB) (AIA7) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

- The limited if. signal is buffered and amplified in A1AR3 to approximately 7.0 dBm , then sent to the appropriate coarse FRU assembly via output coaxial connector P6. The log video signal is amplified by wideband op-amp A1 AR2 and sent to video output connectors P4 and P5.
- Resistors R39 and R40 establish a nominal 93 ohm characteristic impedance at the log video outputs, where the nominal signal levels (across a 93 ohm termination) range from 0.5 V to 5.0 V with a 75 $\mathrm{mV} / \mathrm{dB}$ scale factor.


## 1-13. DETAILED OPERATION-Continued



180 MHz IF (USB) (AIA6), AND 120 MHz IF (LSB)(A1A7) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

h. BIT (AA 3). Refer to the BIT (A1A3) block diagram and the BIT, input gain, and vector-ing circuits block diagram. The BIT (A1A3) assembly receives command signals from the RDC via the interface (A2A1) assembly and outputs test signals (BIT outputs) to each of the six if assembly modules (AIAl1, A1A2, A1A4, A1A5, AIA6, A1A7). The BIT-/ command is derived from BIT 31 and BIT 33 commands and is used to activate the test signal BIT 32 command is used to switch the test signal between the USB trigger and the LSB trigger channels.
(1) Inputs.

- BIT -/ Signal from interface (A2A1) assembly
- BIT 32 Signal from interface (A2A1) assembly
(2) Outputs.
- Test Signals to 150 MHz if., 180 MHz if. and 120 MHz if. Modules
- Backlobe BIT Output (not used)
(3) Signal Processing.
- The required test signals originate in a modular 150 MHz crystal oscillator (Y1).Dual transistor Q1 forms a switch to apply power to the oscillator when the BIT -/ signal is a logic low. The logic low occurs when either of the two BIT modes is being requested. When power is not applied to YI. there are no output signal from the IFP BIT assembly.
- Power splitter U4 splits the oscillator output signal into three signals, each with an amplitude of approximately +5 dBm .
- One of the output signals from U4 is attenuated by 33 dB and further split by two-way power divider U5.
- One output from U5, BACKLOBE BIT OUTPUT, is not used in AQL. The other output from U5 is applied to four-way power splitter U6.
- The outputs from U6 are 150 MHz signals at approximately -36 dBm , and are routed via coaxial connectors P1 through P4 to the four df channels in the IFP.
- The other two outputs from three-way splitter U4 are used to create BIT signals for the USB ad LSB trigger channels in the IFP
- One output from U4 feeds the input of divide-by-five counter U3 whose out-put is a 30 MHz square wave. This square wave is filtered to remove harmonics and attenuated, leaving a 30 MHz sine wave at a level of approximately 30 dBm . This signal is mixed with the third output from U 4 in double-balanced mixer U2. The mixer output consists primarily of the sum and difference frequencies of its input signals: $180 \mathrm{MHz}(150 \mathrm{MHz}$ plus 30 MHz ) and $120 \mathrm{MHz}(150 \mathrm{Mhz}$ minus 30 MHz ).


## 1-13. DETAILED OPERATION - Continued



## BIT (A1A3) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

- Selector switch U1, controlled by the BIT 32 signal, routes this composite test signal to either the LSB or USB test inputs in the trigger channel if. as-semblies via connector P7 or P8. When BIT 32 is a logic high, the USB as-sembly receives the test signal. Conversely, a logic low on BIT 32 directs the test signal to the LSB channel. Although this test signal contains roughly equal power at both USB (180 MHz ) and LSB ( 120 MHz ) frequencies, filters in the trigger channel if. assemblies pass the appropriate signal and reject the opposite sideband frequencies.


## 1-13. DETAILED OPERATION - Continued



## BIT (A1A3) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

i. Frequency/Phase Measurement Circuits. Refer to the frequency/phase measurement circuits block diagram
(4) COARSE FREQUENCY RESOLVING UNIT (FRU) (A1A8). Receives inputs from trigger channel if cards (A1A6 and A1A7) and df channel "D" (via A1A 11) Contains three coarse FRU Frequency measurements are made in terms of phase-shift measure-ments FRU output video signals with instantaneous voltage proportional to received signal frequencies.
(5) $\mathbf{1 5 0 ~ M H z}$ LIMITER/LOG (A1 A9). Receives inputs from CH D 150 MHz if. (A1A5) and provides two kinds of outputs: limited if. output signal and log video output (dependent on amplitude of input) signal. The limited if. output signal is an amplified and amplitude limited ( +7 dBm ) signal which is applied to the FRU converter (A1A11) The log video output signal is the result of a logarithmic measurement of the received signal level in DF channel D as well as the upper and lower sideband channels. Therefore the log video output signal will vary from a do level to an instantaneous voltage. This signal is routed to the Dual Sample and Hold (A2A1 1) assembly.
(6) DELAY LINE (A1A10). Consists of four separate delay lines: three used by the coarse FRU (AIA8), and one for the fine FRU (A1A12A1). Works with coarse FRU (AIA8) and quad phase det A (A1A12) to provide linear phase change for frequency measurement
(7) FRU CONVERTER (A1A11). Receives inputs from 150 MHz limiter. $\log$ (A1A9). Outputs two $Q$ and two I signals for frequency measurement. The quadrature (0) output has a 90 -degree phase difference from reference and the in-phase (I) outputs have a zero phase difference from the reference.
(8) QUAD PHASE DETECTOR (A1A12, A1A13). Detects phase difference between inphase channel inputs and quadrature channel inputs, generating analog voltage out-puts Quad phase detector module contains two dual phase detector subassemblies. I and Q outputs are changing voltages proportional to input phase differences.

## 1-13. DETAILED OPERATION -Continued



FREQUENCY/PHASE MEASUREMENT CIRCUITS BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

i. Coarse FRU (A1 A8) and Delay Line (A1A10). Refer to the coarse FRU (A1 A8) module block diagram and the frequency/phase measurement circuits block diagram. The coarse FRU receives inputs from the A1A6, A1A7, and AIAI1 modules. The IFP measures the frequency of signals received on df channel $D$ as well as both trigger channels (LSB and USB) using delay line discriminators composed of the delay line assembly and the coarse FRU. The coarse FRU actually contains three FRU detector circuits, one for each trigger channel and one for the 150 MHz df channel. The two trigger channel circuits are electrically identical; the df channel circuit is different in only one component choice. Frequency determinations are made in terms of phase-shift measurements. Outputs are in do amplitude variations proportional to frequency.
(1) Inputs.

- 120 MHz , 150 MHz , and 180 MHz IF
(2) Outputs.
- 120 MHz , 150 MHz , and 180 MHz FRU


## (3) Signal Processing.

- Each FRU is a delay line discriminator circuit using a double-balanced mix-er phase detector, followed by a 2.4 dB attenuator, an integrated circuit video amplifier and lowpass output filter. A delay line discriminator generates a dc voltage based on phase variations of the incoming signal frequency. The frequency is determined by comparing the phase of the original frequency and the phase of a delayed version of the original frequency. The delay time is fixed, therefore if the frequency varies, the phase difference also varies and subsequently the dc voltage output level.
- Signals entering each section ( $120,150,180 \mathrm{MHz}$ ) of the coarse FRU are first split by a power divider. One of the two divider outputs is applied directly to the mixer phase detector. The other output is routed through an 83 nsec delay line and is also applied to the mixer phase detector. These two signals are compared and the resulting phase shift is used by the mixer phase detector to generate a dc output voltage proportional to the phase shift.
- The mixer phase detector output passes through a 2.4 dB attenuator, which ensures a good resistive termination for the mixer's if, port, and then is applied to a video amplifier. The video amplifier stage is based on a high-speed operational amplifier integrated circuit.
- The video amplifier output passes through a 21.4 MHz lowpass filter before leaving the coarse FRU assembly to feed the appropriate sample-and-hold circuit. The video stage voltage gain, measured from the attenuator output to a 50 ohm termination on the FRU output, is 8.25 ( 18.4 dB ).


## 1-13. DETAILED OPERATION-Continued



COARSE FRU (A1A8) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

k. 150 MHz LIMITER/LOG (A1A9). Refer to the 150 MHz limiter log (A1A9) block diagram and the frequency/phase measurement circuits block diagram The 150 MHz limiter log module amplifies, limits, and logarithmically detects the signal from df channel D, and provides two kinds of outputs. limited if. output signal and log video output (signal level dependent on amplitude of input) signal.
(1) Inputs.

- 150 MHz IF
(2) Outputs.
- LIMITED IF OUT
- LOG VIDEO OUTPUTS
(3) Signal Processing.
- Received mission signals, after filtering and amplification in the df channel D 150 MHz if. assembly, enter the 150 MHz limiter/log if. module at coaxial connector P5. The signals then pass through an equalizer circuit. This circuit provides frequency response equalization to flatten response within the 15015 MHz passband.
- The next section of the if. module is a logarithmic video detector and limiter (U1 -U8). The log video detector uses seven limiting amplifiers in a successive detection configuration with approximately 85 dB of dynamic range. The two limiting stages associated with the very highest signal levels are driven through a simple voltage divider. Transistor Q1 and op-amp U9B form a series regulator for the limiting amplifier's bias voltage.
- The bias voltage regulator (Q1, U9B) controls the bias applied to the limiting amplifiers and therefore amplifier gain.
- Op-amp U9A provides a small forward bias current for the log video detector diodes The small forward bias improves the accuracy of the detector's log curve.
- The log video detector and limiter has two outputs: an amplified if. signal limited to 1 volt peak-to-peak, and a $\log$ video signal. The limited if. signal is buffered and amplified in AR3 to approximately +10.0 dBm , then sent to the 150 MHz FRU converter assembly via output coaxial connector P1 The log video output signal is amplified by wideband op-amp AR2 and sent to video output connectors P2 and P3.

1-13. DETAILED OPERATION - Continued


150 MHZ LIMITER/LOG (A1A9) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

I. FRU CONVERTER (A1AA1). Refer to the FRU converter (A1A11) block diagram and the frequency/phase measurement circuits block diagram. The IFP FRU converter assembly performs two unrelated tasks. The first is amplifying and distributing 150 MHz signals from df channel D to the coarse and fine FRUs. The second is determining from the trigger channel log amplitude signals whether a received pulse is within a frequency range where the AQL system can accurately process it without re-tuning. The FRU converter outputs two Q and two I signals for frequency measurement. The 0 outputs have a 90 -degree phase difference from reference and the I outputs have a zero phase difference from the reference.
(1) Inputs.

- IF IN
- USB VIDEO
- LSB VIDEO
- STROBE
(2) Outputs.
- IF OUT
- DF IF OUT (I)
- DF IF OUT (Q)
- OUT-OF-BAND
(3) Signal Processing.
- 150 MHz signals from the df channel D if. assembly enter the FRU converter at P6 and are split by power divider (U1). One output from U1 goes directly to module output connector P5 and becomes the input signal to the 150 MHz coarse FRU. The other output from U1 passes through a 7 dB attenuator and is applied to AR1.
- AR1, a packaged VHF amplifier with 13 to 16 dB of gain, amplifies the signals and applies them to 90 -degree hybrid U2. Signals from U2's in-phase output (port C) are split by power divider U4 and sent to output connectors P1 and P2 as DF IF OUT (1).
- Similarly, U2's quadrature output signal (90 degrees lagging in phase) 'from port D is split by power divider U3 and becomes DF IF OUT (Q) at P3 and P4. Signals at the I and Q outputs (P1 through P4) have approximately the same amplitude as the 150 MHz input signal at P6.
- The second function of the FRU converter is to determine from detected video signals whether or not a received signal is within a frequency band that can be accurately processed. The result of this determination is indicated by the OUT-OF-BAND signal (--L level) which is sent to the confirm logic as-sembly (A2A2).


## 1-13. DETAILED OPERATION - Continued



FRU CONVERTER (A1A11) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

The out-of-band determination is made in two steps First, the two trigger channel log amplitude signals, USB VIDEO and LSB VIDEO, are compared to various thresholds and each other in a comparator array consisting of U5, U6, U8, and U9. Each of the eight comparator logic outputs represents one of the following conditions:

- LSB Video> 150 mV
- LSB Video < 300 mV
- LSB Video <250 mV
- LSB Video > (USB Video + A)
- USB Video > 150 mV
- USB Video < 300 mV
- USB Video < 250 mV
- USB Video > (LSB Video + A)
$\Delta$ is a threshold voltage which can be adjusted over the range of 0.0 to 75 mV by potentiometer R5 The other thresholds are set by resistive voltage dividers connected directly to the +15 volt rail so they will track variations and noise on the dc supplies.
- The second step in the out-of band decision is carried out in programmed array logic (PAL) device U7. This device combines the eight comparator out-puts in a logical sum-of-products operation to determine if the received signal is out-of-band.
- The resulting signal is clocked to the FRU converter output by the STROBE input The PAL decides a received signal is in-band if one (or both) of the sideband video signals is greater than 250 mV , and at least one of the follow-ing two conditions is satisfied. one sideband video exceeds the other by at least " A ". or one sideband video is greater than 300 mV , and the other is between 250 mV and 150 mV .
- The PAL forms intermediate logic results which are fed back to the comparators to add hysteresis, thus avoiding comparator toggling due to noise or signals of marginal quality.

1-13. DETAILED OPERATION - Continued


FRU CONVERTER (AIAl1) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

m. Quad Phase Detector (AIA12, AIA13) Refer to the quad phase detector (A1A12, A1 A13) block diagram and the frequency/phase measurement circuits block diagram. The quad phase detector detects phase differences between in-phase channel inputs and quadrature channel inputs, generating analog voltage outputs. The quad phase detector module contains two dual phase detector subassemblies. The I and Q outputs from the phase detectors are changing voltages that are proportional to input phase differences.
(1) Inputs.

- IF IN (1)
- IF IN (Q)
- IF IN (REF)
(2) Outputs.
- VIDEO (I)
- VIDEO (Q)
- VIDEO (I) (Fine FRU only)
- VIDEO (Q) (Fine FRU only)
(3) Signal Processing.
- The quad phase detector uses two types of dual phase detectors to measure the phase differences between signals on particular pairs of df channels and to perform the 150 MHz fine FRU function. The output of each phase detector in A1A13 is fed to the input of a sample-and-hold circuit, then passed to the AQL IU to be digitized and further processed. Four outputs from AI A11 2 are sent to sample-and-hold circuits and two are sent to phase reversal detector A2A4 for use in the signal logic and I/0 circuits.
- The two types of dual phase detectors are virtually identical. The principal difference is that the A version adds a second, passively isolated output signal port. a Two dual phase detector A assemblies comprise quad phase detector A . One of these dual phase detectors compares the phase of df channel D to channel A, while the other performs the fine FRU function by comparing a df channel D signal to a time delayed version of itself. The additional output signal from this detector is used by the phase reversal detector to identify phase-coded signals.
- Quad phase detector B includes two dual phase detector B assemblies. These two dual phase detectors compare the phase of df channel $C$ to channel $B$, and df channel $C$ to channel $A$.
- A reference if. signal is applied to a power divider whose output is applied equally to the two double-balanced mixers. To maintain signal phasing, the I and Q inputs are passed through power dividers identical to the divider used for the reference signal, although only one output of each is used. The I channel signal and the reference are compared in one double-balanced mixer while the other processes the Q channel.


## 1-13. DETAILED OPERATION - Continued



## 1-13. DETAILED OPERATION - Continued

- Each mixer output feeds a differential video amplifier stage with a voltage gain of 42 (12 5 dB ). The video amplifiers use monolithic transistor arrays in a discrete circuit design which minimizes imbalance effects and temperature drift.
- The video amplifier outputs VIDEO (I) and VIDEO (0) are applied to the appropriate sample-and-hold modules The type A dual phase detectors include a second output which is used by the phase reversal detector module.


## 1-13. DETAILED OPERATION - Continued



## 1-13. DETAILED OPERATION - Continued

n. Sample-and-Hold Data Circuits. Refer to the sample-and-hold data circuits block dia-gram.
(9) DUAL PHASE SAMPLE-AND-HOLD (A2A5, A2A6, A2A7). Receives sample command from interface (A2A1) assembly. Samples phase dependent voltage output from associated quad phase detector (A1Al2 or A1A13) and holds for computer processing.
(10) DUAL PHASE SAMPLE-AND-HOLD (A2A8). Receives sample command from threshold/gate generator (A2A3). Samples phase dependent voltage output from quad phase detector (A1 A12) and holds for computer processing.
(11) DUAL FRU SAMPLE-AND-HOLD (A1A10). Receives sample command from interface (A2A1) assembly. Samples frequency dependent output of coarse FRU (A1A8) 120 MHz and 180 MHz detectors, and holds for computer processing..
(12) DUAL FRU/AMPLITUDE SAMPLE-AND-HOLD A2A11). Consists of two subassemblies. One subassembly input is amplitude dependent CH D from 150 MHz limiter log (A1A9). Other subassembly input is frequencydependent, 150 MHz detector output from the coarse FRU (AIA8). Each responds to sample commands form threshold/gate generator (A2A3) through the interface assembly (A2A1).
(13) DUAL AMPLITUDE SAMPLE-AND-HOLD (A2A9). Samples amplitude dependent voltage output of 180 MHz if. (USB) (A1A6) and 120 MHz if. (LSB) (A1A7), and holds for computer processing.

1-13. DETAILED OPERATION-Continued


## 1-13. DETAILED OPERATION - Continued

O. Dual Phase Sample-and Hold (A2A5, A2A6, A2A7, A2A8). Refer to the dual phase sample-and-hold (A2A5. A2A6, A2A7, A2A8) block diagram and the sample-and-hold data circuits block diagram. The dual phase sample-and-hold circuit cards (A2A5-A2A7) receive sample commands from the interface (A2A1) assembly. The A2A8 circuit card receives sample commands from the threshold/gate generator (A2A3). In addition, the dual phase sample-and-hold circuit cards sample phase dependent voltage out-puts from quad phase detectors A1A12 and A1A13 and holds them for computer processing.
(1) Inputs.

- FRU VIDEO IN
- SAMPLE-AND-HOLD
(2) Outputs.
- FINE FRU
(3) Signal Processing.
- The primary element of the sample-and-hold circuit is a high-speed hybrid integrated circuit sampling module, U1 or U4. The signal is applied to the sampling module after passing through a resistive attenuator and a tapped linear delay line (DL1 or DL2). The delay line tap is selected to assure coincidence of the sampling command pulse with its related signal. The attenuator provides impedance matching.
- The sampling command pulse originates in the threshold detector and gate generator (A2A3) and is applied to the dual sample-and-hold assembly. The sampling command pulse is applied directly to A2A8 and to A2A5 -A2A7 through interface assembly (A2A1). Both circuits in the dual sample-and-hold sample simultaneously.
- An integrated circuit buffer amplifier, AR1 or AR2, provides the voltage sample to the output amplifier without significantly discharging the "hold" capacitor (internal to the sampling module) between samples.
- The output amplifiers use a fast integrated circuit op-amp with a discrete transistor emitter follower output stage.
- The output amplifiers have two outputs, one of which is direct (low impedance) and the other using a resistor to establish a 100 ohm characteristic source impedance. The direct output is applied to J3 which is the system connection to the interface unit (IU). The 100 ohm impedance output is used only by the A2A8 circuit card.

1-13. DETAILED OPERATION- Continued


DUAL PHASE SAMPLE-AND-HOLD (A2A5, A2A6, A2A7, A2A8) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

p. Dual FRU Sample-and-Hold (A2A10). Refer to the dual FRU sample-and-hold block diagram and the sample-and-hold data circuits block diagram. The dual FRU sample-and-hold circuit card samples the frequency dependent outputs of the coarse FRU (A1A8) 120 MHz and 180 MHz detectors, and holds them for computer processing.
(1) Inputs.

- LSB FRU VIDEO IN
- USB FRU VIDEO IN
- SAMPLE AND HOLD
(2) Outputs.
- LSB FRU
- USB FRU
(3) Signal Processing.
- The primary element of the sample-and-hold circuit is a high-speed hybrid integrated circuit sampling module, U1 or U4. The signal is applied to the sampling module after passing through a resistive attenuator and a tapped linear delay line (DL1 or DL2). The delay line tap is selected to assure coincidence of the sampling command pulse with its related signal. The attenuator provides impedance matching.
- The sampling command pulse originates in the threshold detector and gate generator (A2A3) and is applied to the dual sample-and-hold assembly via the interface assembly (A2A1). Both circuits in the dual sample-and-hold sample simultaneously.
- An integrated circuit buffer amplifier, AR1 or AR2, provides the voltage sample to the output amplifier without significantly discharging the "hold" capacitor (internal to the sampling module) between samples.
- The output amplifiers use a fast integrated circuit op-amp with a discrete transistor emitter follower output stage.
- The amplifier outputs use resistors to establish a 100 ohm characteristic source impedance. Signal outputs of A2A10 are applied to the confirm logic circuit (A2A2).

1-13. DETAILED OPERATION - Continued


DUAL FRU SAMPLE-AND-HOLD (A2A10) BLOCK DIAGRAM
1-55

## 1-13. DETAILED OPERATION - Continued

q. Dual FRU/Amplitude Sample-and--Hold (A2A11) Refer to the dual FRU/amplitude sample-and-hold (A2A11) block diagram and the sample-and-hold data circuits block diagram. The dual FRU/amplitude sample-and-hold circuit card consists of two subassemblies The input to one subassembly is amplitude dependent CH D from 150 MHz limiter/log (A1A9) The input to the second subassembly is frequency dependent. 150 MHz detector output from coarse FRU (A1A8). Each responds to sample commands from threshold/gate generator (A2A3) through interface logic (A2A1).
(1) Inputs.

- FRU VIDEO IN
- LOG VIDEO IN
- SAMPLE/HOLD
- DF NOISE LEVEL
(2) Outputs.
- FREQ
- LOG AMPL


## (3) Signal Processing.

- The primary element of the sample-and-hold circuit is a high-speed hybrid integrated circuit sampling module, U1 or U5. The signal is applied to the sampling module after passing through a resistive attenuator and a tapped linear delay line( DL1 or DL2). Tie delay line tap is selected to assure coincidence of the sampling command pulse with its related signal. The attenuator provides level coordination and, where necessary, impedance matching between the 50 ohm characteristic of the delay lines and 92 ohm video amplifier outputs.
- The sampling command pulse originates in the threshold detector and gate generator and is applied to the dual sample-and-hold assembly via the threshold (A2A1). Both circuits in the dual sample-and-hold sample simultaneously.
- Integrated circuit buffer amplifier, AR1 or AR2, provides the voltage sample to the output amplifier without significantly discharging the "hold" capacitor (internal to the sampling module) between samples.
- The noise level input is from the threshold detector and gate generator (A2A3) and is applied to the inverting input of the operational amplifier U4. Normally, this input tracks the strongest video input noise from the trigger channels (USB/LSB); however, during the first 100 microseconds of a received pulse, this input is held at a constant level. If the A2A3 card detects a CW signal, this input is a fixed d.c. voltage.
- The output amplifiers use fast integrated circuit op-amps with discrete transistor emitter follower output stages. The log video stage uses an output amplifier with two op-amps, U3 and U4.
- The outputs of the amplifiers use resistors to establish a 100 ohm characteristic source impedance

1-13. DETAILED OPERATION - Continued I


## 1-13. DETAILED OPERATION- Continued

r. Dual Amplitude Sample-and-Hold (A2A9). Refer to the dual amplitude sample-and-hold (A2A9) block diagram and the sample-and-hold data circuits block diagram.
(1) Inputs.

- USB LOG VIDEO
- LSB LOG VIDEO
- SAMPLE/HOLD
- TRIGGER NOISE LEVEL
(2) Outputs.
- USB VIDEO AMPL
- LSB VIDEO AMPL
(3) Signal Processing.
- The primary element of the sample-and-hold circuit is a high-speed hybrid integrated circuit sampling module, U1 or U6. The signal is applied to the sampling modules after passing through a resistive attenuator and a tapped linear delay line (DL1 or DL2). The delay line tap is selected to assure coincidence of the sampling command pulse with its related signal. The attenuator provides level coordination and, where necessary, impedance matching between the 50 ohm characteristic of the delay lines and 93 ohm video amplifier outputs.
- The sampling command pulse originates in the threshold detector and gate generator and is applied to the dual sample-and-hold assembly. Both circuits in the dual sample-and -hold sample simultaneously.
- An integrated circuit buffer amplifier, AR1 or AR 2, provides the voltage sample to the output amplifier without significantly discharging the "hold" capacitor (internal to the sampling module) between samples.
- The output amplifiers use fast integrated circuit op-amps with discrete transistor emitter follower output stages. The USB log video channel uses an output amplifier with two op-amps, U2 and U3. The LSB log video channel uses an output amplifier with two op-amps, U4 and U5.
- Trigger noise level from the threshold detector and gate generator (A2A3) is applied to the inverting input of operational amplifiers U2 and US. The input is either a sampled/held video noise from the strongest trigger channel or a fixed d.c. voltage when a CW signal is being received.
- The outputs of the amplifiers use resistors to establish a 100 ohm characteristic source impedance.

1-13 DETAILED OPERATION - Continued


DUAL AMPLIFIER SAMPLE-AND-HOLD (A2A9) BLOCK DIAGRAM

1-13. DETAILED OPERATION - Continued
s. Signal Logic and Input/Output Circuits Refer to the signal logic and input/output circuits block diagram.
(14) THRESHOLD/GATE GENERATOR (A2A3). Generates sample-and-hold commands and pulse width gate from either 180 MHz if (USB) (A1A6) or 120 MHz if. (LSB) (A1A7) log outputs. Sets receiver processing threshold.
(15) CONFIRM LOGIC (A2A2). Detects undesirable, spurious signals Outputs either a PW RESET signal which indicates a substandard signal, or a START TRIG which indicates signal quality is acceptable Frequency, pulse width, and amplitude are checked.
(16) PHASE REVERSAL DET (A2A4). Receives I and Q inputs from quad phase det A (A1A12), and outputs new pulse each time frequency change causes phase rollover.
(17) CINTERFACE (A2A1) ASSEMBLY. Permits IFP to communicate with IU and RDC. Use for digital control signals only.

1-13. DETAILED OPERATION -Continued


SIGNAL LOGIC AND INPUT/OUTPUT CIRCUITS BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

t. Threshold Detector and Gate Generator (A2A3). Refer to the threshold detector and gate generator (A2A3) block diagram and the signal logic and input/output circuits block diagram The threshold detector and gate generator assembly monitors the detected trigger channel amplitude (video) to determine when a pulse is received and the width of the received pulses. It also provides trigger signals to sample-and-hold circuits in the Ifp, activates a CW flag signal if a received signal is not pulsed and provides analog samples of detected receiver noise to the AQL digital processor. In addition, the threshold detector and gate generator produces a sample-and-hold command and a PWG from either 180 MHz if. (USB) (A1A6) or 120 MHz if. (LSB) (AI A7) log output, and sets the receiver processing threshold.

## NOTE

A dollar sign (\$) placed after a signal name indicates a logic low level or a negative sense emitter coupled logic (ECL) line. An asterisk (*) placed after a signal name indicates a positive sense ECL line.

## (1) Inputs.

- BW CMD
- EXTTHRESHOLD
- FRU ./TRIGGER
- LSB LOG VIDEO
- RCVR RST./
- USB LOG VIDEO
(2) Outputs.
- PWG (ECL)
- CW FLAG
- DF NOISE LEVEL
- FRU T/H \$
- FRUT/H*
- PWG \$
- PWG *
- T/H \$
- T/H *
- TRIG NOISE LEVEL


## (3) Signal Processing.

- Refer to the threshold detector and gate generator (A2A3) block diagram (part 1). The strongest signal is selected by the strongest signal selector circuitry comprised of Q5;, A6, and 07. The output of this circuitry is buffered by emitter follower Q5 and buffer amplifier U8, whose output is applied to the input of delay line U2. U1, an analog switch circuit controlled by the Bw CMD input, selects either 30 nsec of delay (wide detection bandwidth) or the full 150 nsec (narrow bandwidth). This delay is necessary to allow for system synchronization and settling of the filters in the threshold voltage circuits.
- The delayed signal is applied to PWG comparator U6B and unity gain buffer U9. The output of U9 is applied to the CW comparator U6A and, through a lowpass filter, to the track-and-hold circuit which supplies samples of noise or signal levels to the noise level outputs and the PWG threshold circuitry.

1-13. DETAILED OPERATION - Continued I


THRESHOLD DETECTOR AND GATE GENERATOR (A2A3) BLOCK DIAGRAM (PART 1)

## 1-13. DETAILED OPERATION - Continued

- The PWG (ECL) and CW signals interact to time the analog outputs at DF NOISE LEVEL through buffer U4A and TRIG NOISE LEVEL through buffer U4B. These two signals come from the same source' the trigger channel with the strongest signal When the threshold detector and gate generator determines that a CW signal is being received, switching matrix U20 receives a control signal from the track/hold amp U21. The signal causes U20 to replace the noise level output voltages by fixed DC voltages.
- Normally these outputs track the strongest video input noise from the trigger channels, with a scale factor of 0.34 times the input voltage. However, during the first 100 usec of a received pulse (until it has been classified as a CW signal) these outputs are held at the value which the video input noise had just before the PWG comparator detected a signal. The noise level outputs return to tracking receiver noise level after the received signal has passed. These switching actions are controlled by the track/hold control logic circuitry comprised of U11B, U11D, and U10.
- The CW threshold is derived from the analog EXT THRESH input. U13, a dual op-amp, scales the input by a factor of 0.25 and adds a 0.0 to 2.5 volt offset.
- As with the CW comparator threshold, the PWG comparator threshold starts by scaling and offsetting EXT THRESH. A sample of the receive noise voltage is then added and the resultant is lowpass filtered to remove frequency components above approximately 725 kHz . This all occurs in U3.
- The receive noise voltage is derived from the same track-and-hold circuitry as the noise level output signals except that after 100 usec (a CW signal is being received), a sample of the signal voltage replaces the noise voltage. This causes the PWG comparator threshold to be greater than the received signal level, thus signals derived from PWG will be ended.
- After adding the noise (or signal) offset to the threshold voltage, the (modified) threshold voltage is compared to the signal level, and the greater value is selected to send to the PWG comparator threshold input. The highest threshold selector, comprised of Q1 and 02, does this. This analog value is held until RCVR RST. /, acting through switch U11A, Q3, restores the PWG threshold to its (EXT THRESH) + (noise floor) 6 dB ) value. This is done to create different comparison thresholds for the rising and falling edges of received pulses.
- The next operation on the threshold voltage is adding another offset, calibrated to represent exactly 6.0 dB of received signal level. This is done by using 04 as a current source and subtracting the voltage that current induces in resistor R8 from the threshold voltage. U7, a unity gain buffer, prevents circuit loading from disturbing the accuracy of the PWG threshold voltage.
- Prior to receiving a pulse the PWG comparison threshold is set by EXT THRESH. the receiver noise floor, and the -6 dB factor. A pulse which exceeds the noise floor by whatever dB value is represented by (EXT THRESH -6 dB ) will trigger PWG. It will also cause a change in the PWG comparison threshold to its own (signal level 6 dB ). Thus, the falling edge of PWG will occur as the received pulse crosses its own 6 dB point. This facilitates the AQL system's requirement to measure pulse widths at their -6 dB points.


## 1-13. DETAILED OPERATION- Continued



THRESHOLD DETECTOR AND GATE GENERATOR (A2A3) BLOCK DIAGRAM (PART 1)

## 1-13 DETAILED OPERATION - Continued

- After the pulse passes, RCVR RST. / returns the PWG threshold to ((EXT THRESH) + (noise floor) 6 dB ). If the pulse persists long enough to be characterized as CW, PWG (and derivative signals) are ended by raising the PWG comparison threshold above the received signal level. The threshold detector and gate generator can receive a pulse at the same time it is receiving a CW signal, provided the pulse level exceeds the CW level by an amount corresponding to EXT THRESH.
- While PWG and the sample-and-hold signals derived from is pertain to pulsed receive signals, a different chain of analog and logic devices creates CW FLAG when the received signal is not pulsed.
- The process begins similarly to the PWG signal with a fast ECL comparator, U6A. The comparator "-" input receives the (analog) CW threshold voltage while the " + " input gets video from the detected receive signal. The comparator output is buffered and converted to TTL format by delay generator U12, U16B.
- To this point, all received signals whether pulsed or not are processed in the same manner. The output of U16B in the delay generator starts an analog timing circuit in comparator U12. A pulse shorter than 100 usec (representing a non-CW signal) will prevent any output from the delay generator circuity. Once the delay generator determines a CW signal has been received, there are four additional timing operations before CW FLAG is actually generated.
- The indication of a CW signal at the delay generator output initiates operation of the CW trigger generator comprised of U14, U23A, and 03. This circuitry sets the repeat times of CW FLAG, produced by U23B, determining its duty cycle. The CW FLAG output pulse width is 100 usec but the pulse may be cut short by RCVR RST ./. Also, CW FLAG occurs every 1500 usec after CW is first identified, and every 1000 usec after that.
- In addition to triggering CW FLAG, the CW trigger generator impresses a 450 nsec wide pulse on the PWG (ECL) line through buffer U11C, U18D, wired-OR with the PWG comparator output. This will hold the PWG comparator output line high. The operation of the dynamic threshold for PWG (ECL) will terminate PWG (ECL) on a long pulse before the pulse has actually ended.
- PWG comparator U6B " + " input receives trigger channel log video and the "input receives the dynamic threshold signal. The comparator output goes high whenever the trigger channel signal level exceeds the threshold, unless the threshold, unless the threshold detector and gate generator detects a CW signal, in which case buffer U11C, U18D, wire-OR with the PWG comparator output, also holds the comparator output line high.
- Refer to the threshold detector and gate generator (A2A3) block diagram (part 2). The PWG comparator output is applied to U19C which buffers the PWG comparator output and converts it to differential ECL form. known as PWG* and PWG\$.
- The PWG comparator output is also buffered by U15D, whose output is a differential signal. The positive portion of the differential signal is applied to delay line U5, which has two selectable delays.

1-13. DETAILED OPERATION- Continued


THRESHOLD DETECTOR AND GATE GENERATOR (A2A3) BLOCK DIAGRAM (PART 2)

## 1-13. DETAILED OPERATION - Continued

- The track/hold signals (T/H and FRU T/H) are created by passing the inverted PWG comparator outputs through ECL NOR gates used as transmission gates * BW CMD is applied to delay select circuitry U15, U18 to select either the 90 nsec (wide detection bandwidth) or 150 nsec (narrow detection bandwidth) delay. The delayed PWG triggers one-shot U17A.
- The one-shot pulse would normally last for 425 usec except that RCVR RST ./ comes from the interface circuit card assembly (CCA) when PWG ends, or about 650 nsec after PWG starts, whichever is later. This unconditionally terminates the one-shot pulse The T/H transmission gate only passes the portion of the PWG pulse which occurs prior to the one-shot's being triggered (first 90 nsec of PWG during wideband operation or 150 nsec during narrowband).
- FRU T/H is similarly created, but allows for retriggering by FRU ./TRIGGER during a PWG Pulse. As with the initial triggering by PWG, FRU./TRIGGER triggers one-shot U1 7B, whose output controls the passage if the PWG signal to the FRU T/H output. The initial pulse at FRU T?H will by 90 or 150 nsec wide (depending on selected detection bandwidth) while the retrigger pulse initiated by FRU ./TRIGGER starts at the leading edge of FRU ./TRIGGER and continues for the duration of PWG, or usec, whichever occurs first.

1-13. DETAILED OPERATION - Continued


THRESHOLD DETECTOR AND GATE GENERATOR (A2A3) BLOCK DIAGRAM (PART 2)

## 1-13. DETAILED OPERATION - Continued

u. Confirm Logic (A2A2). Refer to the confirm logic assembly (A2A2) block diagram and the signal logic and input/output circuits block diagram. The confirm logic assembly monitors frequency and amplitude parameters of received signals to verify that a received pulse has the characteristic of a valid signal. The confirm logic assembly indicates received signal validity through signals synchronized with PWG, and used by the IFP and other portions of the AQL system.
(1) Inputs.

- 150 MHZ FINE FRU (1)
- 150 MHZ FINE FRU (Q)
- BW CMD
- 150 MHZ COARSE FRU
- OUT-OF-BAND
- BIT 33
- BIT 3!
- PWG (ECL)
- DF LOG AMP
- USB FRU
- USB LOG AMP
- LSB FRU
- LSB LOG AMP
(2) Outputs.
- PW RESET
- START TRIG
- PWG (TTL)
- USB?LSB \$ FLAG
(3) Signal Processing.


## NOTE

A dollar sign (\$) placed after a signal name indicates a logic low level or a negative sense ECL line. An asterisk ( ${ }^{*}$ ) placed after a signal name indicates a positive sense ECL line.

- When active, START TRIG and PW RESET are logical complements (inverse) of each other. They are active only from 400 to 600 nsec after a high appears on PWG (ECL). During this interval, a high on START TRIG indicates a valid received signal, while a high on PW RESET indicates an invalid pulse. Outside this active signal, while a high on PW RESET indicates an invalid pulse. Outside this active interval both signals are always low.
- The confirm logic assembly creates START TRIG and PW RESET by monitoring seven conditions, any one of which could indicate that the received pulse is invalid U10, U17, and U18 form a decision circuitry function with these seven logic signals plus two timing strobe pulses as input.

1-13. DETAILED OPERATION - Continued


CONFIRM LOGIC ASSEMBLY (A2A2) BLOCK DIAGRAM1-71

## 1-13. DETAILED OPERATION - Continued

- One on the seven signals evaluated is the logic signal OUT-OF-BAND from the FRU converter assembly. OUT-OF-BAND is high when the measured frequency of a received signal is outside the passband of the frequency channel to which AQL is currently tuned.
- The remaining sic signal-not-valid indications are generated by the confirm logic assembly using window comparators. The outputs of these window comparators are logic highs when their analog input is outside certain limits, for example, measured frequency being either above or below the range in which the AQL can accurately measure it.
- Window comparator U8 monitors DF LOG AMP ( 150 MHz ) signal-to-noise ( $\mathrm{S} / \mathrm{N}$ ) ratio as measured by the $150 \mathrm{MHz} \log$ amplitude signal. If this signal is greater than 2.63 volts (approximately 77 dB ) or less than 0.125 volts (approximately 10 dB ), PW RESET causes processing to be inhibited. Too strong a signal may lead to measurement errors from receiver overload conditions; too weak a signal cannot be accurately processed due to the accompanying noise.
- Window comparator U14 monitors received signal frequency as measured by the 150 MHZ COARSE FRU. This signal must be greater than 209 volts (approximately 166 MHz ) or less than 0.62 volts (approximately 134 MHz ) to inhibit processing. Signals beyond these limits are outside the widest receiver passband.
- Window comparator U12 monitions received signal frequency as measured by the 150 MHZ FINE FRU (Q) channel. This signal must be greater than 2.25 volts (greater than approximate 167 MHz or less than approximately 134 MHz ) to inhibit processing. U12 is disabled, indicating a valid received signal, when the BW SELECT line is in the high ( 5 MHz ) state.
- When BW SELECT is in the high ( 5 MHz ) state, window comparator U13 is enabled and monitors 150 MHZ FINE FRU (1). This signal must be greater than 1.85 volts (approximately 154 MHz ) or less than 0.82 volts(approximately 146 MHz ) to inhibit processing. Signals beyond these limits are outside the narrow receiver passband. and cannot be accurately processed.
- The 150 MHZ COARSE FRU signal from the strongest sideband is compared to 150 MHZ COARSE FRU by window comparator U15. If the indicated frequencies are different by more than 12 MHz , the received signal is not valid. This test is disabled when either BIT 31 or BIT 33 (but not both) is high. This comparator is active, however, when no BIT signals are on or when both channels are excited by BIT signals.
- Window comparator U16 compares the log amplitude of the signal from the strongest sideband to the log amplitude of the 150 MHz signal (DF LOG AMP). If the indicated levels are more than 490 mV (about 13 dB ) different, the received signal is not valid. This test is disabled under the same conditions as the previous test: either BIT 31 or BIT 33 (not both) is active A signal received within the valid passband of the df channel will be no more than 13 dB down the response curve of one trigger channel or the other, so any greater difference in amplitudes indicates an invalid signal.

1-13 DETAILED OPERATION -Continued


CONFIRM LOGIC ASSEMBLY (A2A2) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

- Comparator U7 determines which of the trigger channel signals (USB or LSB) is stronger by simply comparing their respective log amplitudes (USB LOG AMP and LSB LOG AMP). One output of the comparator is USB/LSB\$ FLAG. A high on that signal indicates the receiver was triggered by the USB trigger channel, a low indicates the receiver was triggered by the LSB channel. The other output of U7 operates switch U9, sending the amplitude or FRU signal of the triggering sideband to the appropriate window comparators for signal validation as described above.
- The confirm logic uses PWG to create two redundant timing signals which accomplish the same result: a signal-not-valid strobe and an output enabling pulse. The output enabling pulse is 200 nsec wide and comes from the output gate generator. It is delayed for 400 nsec after PWG goes high to allow the analog signals being monitored to settle on their final values before received signal validity is determined.
- The signal valid strobe comes from the signal valid gate generator. Since it is a negative-going pulse, it guarantees that the output of the decision circuitry is held in a high (signal not valid) state except during the pulse interval. This strobe pulse is 700 nsec wide and begins 40 nsec after PWG goes high if the receiver is in its wideband mode, or 275 nsec after PWG in the narrowband mode. These delays permit the various analog signals being monitored to settle to their final values before received signal validity is determined.
- The confirm logic assembly also generates a copy of the PWG signal in TTL format, PWG (TTL).

1-13 DETAILED OPERATION -Continued


CONFIRM LOGIC ASSEMBLY (A2A2) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION- Continued

v. Phase Reversal Detector (A2A4). Refer to the phase reversal detector (A2A4) block diagram and the signal logic and input/output circuits block diagram The phase reversal detector is a specialized analog processing circuit used to identify received signals exhibiting rapid changes in received electrical phase or frequency. Rapid changes in signal frequency, as expressed by instantaneous levels of 150 MHz FINE FRU (I) and 150 MHz FINE FRU (Q), cause the phase reversal detector to send a pulse to the digital processing section of the AQL system. An instantaneous change in phase of a band-limited signal cannot be distinguished from a sudden, short jump to another frequency followed by a return to the original frequency The 150 MHz fine FRU detects the instantaneous frequency of received mission ;'3nals. The phase reversal detector looks for sudden changes in received signal frequency (phase) as shown by rapid changes in the 150 MHz FINE FRU (I) and (Q) output voltages. To avoid triggering by noise, the frequency rate-of-change must exceed approximately 35 MHz per microsecond and the rate of change must be sustained for at least 20 nsec .
(1) Inputs.

- 150 MHZ FINE FRU (I)
- 150 MHZ FINE FRU (Q)
(2) Outputs.
- PHASE REVERSAL TRIGGER (ECL)


## (3) Signal Processing.

- Two identical rate-of-change sensor circuits are used by the phase reversal detector, one for the FINE FRU (I) signal and one for the FINE FRU (Q) signal These circuits sense the frequency rate of change and duration, and are each constructed from a delay line, a buffer amplifier, a calibrated voltage level shifter, and a comparator.
- The input from the fine FRU is applied to a rate-of-change (slope) sensor. The sensor output will go to a logic high when the input signal increases by more than the level shift ( 2.3 MHz ) during the delay time ( 60 nsec ). Both channels are monitored according to identical criteria and the results wired-OR together, so a rapid increase in frequency on either FRU channel will trigger the phase reversal detector.
- The next section is a pulse width detector which ensures that the detected frequency jump is sustained long enough to constitute a phase reversal and is not simply an indication of noise in the FRU circuitry. A special ECL module monitors the duration of pulses coming from the rate of change sensor, and passes those which persist for at least 25 nsec. The module does not respond to shorter pulse widths.
- The pulse coming out of the module must be delayed by 25 nsec while the module determines that the pulse is at least that long. Those which pass the pulse width discriminator trigger a 30 nsec one-shot. This one-shot in turn triggers a 25 nsec one-shot which generates the actual phase reversal output pulse, at approximately the time when the input signal frequency stops increasing at a high rate. The 30 nsec one-shot output also inhibits the operation of the pulse width detector, so the output phase reversal signal has at least a 25 nsec space between pulses.

1-13. DETAILED OPERATION - Continued


PHASE REVERSAL DETECTOR (A2A4) BLOCK DIAGRAM

1-13. DETAILED OPERATION- Continued
w. Interface Assembly (A2A1). Refer to the interface assembly (A2A1) block diagram and the signal logic and input/output circuits block diagram. The interface assembly buffers logic signals which enter or leave the IFP, converts the digital threshold data to analog form, and creates some timing and synchronization signals used by the IFP and other portions of the AQL system.

## NOTE

A dollar sign (\$) placed after a signal name indicates a logic low level or a negative sense ECL line. An asterisk (*) placed after a signal name indicates a positive sense ECL line.
(1) Inputs.

- T/H*, T/H\$
- AO* through A5*
* AO\$ through A5\$
- BW CMD*, BW CMD\$
- FRU RETRIG*, FRU RETRIG\$
- BIT $31^{*}$, BIT $32^{*}$, BIT $33^{*}$
- BIT 31\$, BIT 32\$, BIT 33\$
- PWG
- CW FLAG
- USB/LSB\$ FLAG
- START TRIG
- PW RST
(2) Outputs.
- $\mathrm{A}^{*}, \mathrm{~B}^{*}, \mathrm{C}^{*}, \mathrm{D}^{*}$
- $A \$, B \$, C \$, D \$$
- EXTTHRESHOLD
- BW CMD
- FRU ./TRIGGER
- BIT 31
- BIT32
- BIT33
- BIT./
- STROBE
- RCVR RST *, RCVR RST\$, RCVR RST.
- CW FLAG*, CW FLAG\$
- USB/LSB\$ FLAG*, USB/LSB\$ FLAG\$
- START TRIG*, START TRIG\$
- PW RST*, PW RST\$
(3) Signal Processing.
- Signals coming to the IFP from the RDC enter the interface assembly as differential signals. Differential line receivers (U1, U8, and U9) detect these signals and buffers (U2. U2) convert them to TTL format, and send them to various cards and modules in the IFP where they are used. These system-to-IFP signals include

1-13. DETAILED OPERATION - Continued


INTERFACE ASSEMBLY (A2A1) BLOCK DIAGRAM

## 1-13. DETAILED OPERATION - Continued

- The bandwidth selection command, BW CMD (logic low for wideband; logic high for narrowband).
- The FRU retrigger command, FRU RETRIG is received from the IU. The interface assembly inverts the sense of this signal and renames it FRU /TRIGGER In this form a logic low initiates anew sample of the fine FRU frequency readout.
- BIT 31, the BIT command for the df channels. A logic high causes a BIT signal to be injected into the four df channels. This signal is split and further buffered to avoid excessive loading by the driven circuits within the IFP.
- BIT 33, the BIT command for the trigger channels. A logic high causes BIT signals to be injected into one of the trigger channels.
- BIT 32, the trigger channel BIT selection command. When BIT 33 is a logic high, a logic high on BIT 32 sends the BIT signal to the USB trigger channel while a logic low sends it to the LSB Like BIT 31, this signal is split and further buffered to accommodate the loads it must drive.
- BIT ./ signal is low whenever any form of IFP BIT is requested. The BIT. / signal is used to enable the BIT signal oscillator.
- The processing signal threshold data, a six-bit digital word (A0 through A5) is converted to an analog voltage by the threshold digital-to-analog (D/A) converter and used in the threshold detector/gate generator.
- The interface assembly receives a differential ECL sample-and-hold signal (T/H) from the threshold detector/gate generator, splits it five ways and buffers each output These signals operate the sample-and-hold amplifiers in the IFP, and one is SAMPLE CMD ( $\mathrm{D}^{*}, \mathrm{D} \$$ ) sent to the RDC.
- Four TTL signals from the IFP are converted by the interface assembly to differential line signals for transmission to the IU. These signals are CW FLAG, USB/LSB FLAG, START TRIG and PW RST> CW FLAG is a logic high whenever the threshold detector/gate generator senses a CW signal. USB/ LSB FLAG will be a logic high when the IFP has been triggered by a signal on the USB channel. START TRIG and PW RST are active only from 400 nsec to 600 nsec after PWG becomes a logic high. During this interval a logic high on START TRIG indicates a valid received signal, while a logic high on PW RST indicates an invalid pulse. Outside this active interval both signals are always logic lows.
- The interface assembly receives PWG, a TTL signal from the confirm logic and uses it to trigger a 650 nsec one-shot. The one-shot's output is OR'd with PWG in U2 to make STROBE, which is used by the FRU converter (A1A11). STROBE starts when PWG goes to a logic high, and remains high as long as PWG or 650 nsec, whichever is longer Two signals are derived from the low-going edge of STROBE: RST is a 200 nsec wide, positive pulse which starts as STROBE ends. RST is sent to the RDC as RCVR RST* and RCVR RST\$, a differential signal. RCVR RST./ is a negativegoing TTL pulse with the same timing as RST, used by the threshold detector/gate generator and confirm logic assemblies.


## 1-13 DETAILED OPERATION - Continued



INTERFACE ASSEMBLY (A2A1) BLOCK DIAGRAM
1-81/1-82 BLANK

## CHAPTER 2

OPERATING INSTRUCTIONS
Not Applicable.

## 2-1/(2-2 BLANK)

## CHAPTER 3 <br> OPERATOR MAINTENANCE

Not Applicable.

## CHAPTER 4

ORGANIZATIONAL MAINTENANCE

Not Applicable.

4-1/(4-2 BLANK)

## CHAPTER 5

## DIRECT SUPPORT MAINTENANCE

| CHAPTER | CONTENTS | Page |
| :---: | :---: | :---: |
| Section 1Repair Parts, Special Tools, TMDE, and Support Equipment |  |  |
| 5-1 | Common Tools and Equipment. | .5-2 |
| 5-2 | Special Tools, TMDE, and Support Equipment. | 5-2 |
| 5-3 | Repair Parts | 5-2 |
| Section II Troubleshoot |  |  |
| [5-4] | Test Equipment Required. | .5-3 |
| 5-5 | Test Connections. | 5-3 |
| 5-6 | Test Equipment Calibration | 5-5 |
| 5-7 | Test Procedure and Fault Isolation. | .5-10 |
| 5-8 | Alinement Setup | 5-51 |
| 5-9 | Confirm Logic Voltage Reference A2A2 | .5-53 |
| 5-10 | Log Amplitude Alinement - CW A1 A6, A1 A7, A1 A9 | 5-54 |
| 5-11 | Trigger Log Amplitude Balance - Pulse A2A3 | 5-60 |
| 5-12 | Pulse Threshold Alinement A2A3.. | 5-62 |
| 5-13 | CW Threshold Alinement A2A3. | 5-65 |
| 5-14 | DF/Trigger Log Amplitude Noise Floor Alinement A2A3 | 5-67 |
| 5-15 | DF Log Amplitude Sample and Hold Alinement - CW Pulse A2A11. | 5-69 |
| 5-16 | DF/Trigger Log Amplitude Balance Alinement A2A9. | 5-71 |
| 5-17 | Input DF Channel Amplitude Check - CW A1AI, AIA2, A1A4, AIA5 | 5-75 |
| 5-18 | Input DF Channel Phase Alinement A1A1, A1A2, Al A4, AlA 5. | 5-77 |
| 5-19 | Phase Detector Balance - CW - Phase/Fine FRU A1A12, AIA13. | 5-80 |
| 5-20 | Phase Channel Sample and Hold Alinement - CW A2A5, A2A6, A2A7.. | 5-85 |
| 5-21 | Fine FRU Sample and Hold Alinement - CW A2A8 | 5-88 |
| 5-22 | Coarse FRU Sample and Hold Alinement- CW A2A10, A2All1 | 5-90 |
| 5-23 | Final Phase Channel Alinement - CW .. | 5-94 |
| 5-24 | Final FRU Channel Alinement - CW.. | 5-100 |
| 5-25 | Final DF Log Amplitude Alinement - CW | 5-102 |
| 5-26 | Confirm Logic DF/Trigger Log Amplitude Balance - CW . | 5-104 |
| 5-27 | Confirm Logic DF/Trigger Coarse FRU Balance - CW. | 5-106 |
| 5-28 | Out-of-Band Alinement - CW. | .5-108 |
| 5-29 | BIT Oscillator Alinement. | 5-110 |
| Section IIIMMaintenance |  |  |
| 5-30 | Side Covers | .5-112 |
| 5-31 | Module A1A1 through A1All. | .5-113 |
| 5-32 | Circuit Card A2A1 through A2Al1. | 5-116 |
| 5-33 | Module A1A12 and A1A13.. | .5-117 |
| 5-34 | Helicoil Inserts | .5-120 |
| Section IV Preparation for Storage and Shipment |  |  |
| 5-35 | Storage Facilities ..... | .5-123 |
| 5-36 | Procedures | .5-123 |

## Section I. REPAIR PARTS, SPECIAL TOOLS, TMDE, AND SUPPORT EQUIPMENT

## 5-1. COMMON TOOLS AND EQUIPMENT

For authorized common tools and equipment refer to the Modified Table of Organization and Equipment (MTOE) applicable to your unit.

5-2. SPECIAL TOOLS, TMDE, AND SUPPORT EQUIPMENT
Refer to Maintenance Allocation Chart (Appx B) and TM 11-5895-1284-23P
5-3. REPAIR PARTS
Repair parts are listed and illustrated in TM 11-5895-1284-23P.

## Section II. TROUBLESHOOTING

## 5-4. TEST EQUIPMENT REQUIRED

a Refer to paragraph(s) 5-1 and 5-2 and test setup diagram(s).
b Locally fabricated jumper and cover appx C.

## 5-5. TEST CONNECTIONS

a On Electronic Systems Test Set (ESTS), set

| Switch | Set to |
| :--- | :--- |
| IF FREQ MHZ | 150.0 |
| USB/LSB | LSB |
| SSB OFFSET | 0 |
| DVM SEL | VOLTS |
| AT1 | 30 |
| AT2 | 0 or cf (para 5-6) |
| MOD/PW | CW |
| PW SET | full cw |
| TRIG SEL | ST TRIG/PW RST |
| EXT THRESH | OFF |
| EXT THRESH ADJ | full cw |
| SWEEP | OFF |
| BAND CMD | LB |
| BW CMD | 30 MHz |
| BIT TEST | OFF |
| PHASE-DEG | 0 |
| PRF | $10 ~ K H z$ |
| DATA SELECT | B-CQ |
| POWER ON/OFF | ON |

b On VVM, set:

| Switch | Set to |  |
| :--- | :--- | :--- |
| FREQ RANGE |  | $100-200 \mathrm{MHz}$ |
| AMPLITUDE |  | -30 dBm |
| METER OFFSET | 0 |  |
| PHASE RANGE | $\pm 6$ Degrees |  |

Connections made to test equipment are equivalent to 50 -ohm terminations.

## 5-5. TEST CONNECTIONS - Continued



FIGURE 5-1. IFP INITIAL TEST SETUP

## NOTE

IFP warm-up requirements are as follows:
Cover removed - 30 minutes
Alinement cover installed - 45 minutes
c Connect test setup (fig. 5-1)
d Turn on all test equipment. Set DC load bank to $0.2+0.1 \mathrm{amps}$.
e Allow required warm-up time before proceeding
f Calibrate test equipmen (para 5-6.
g Proceed to test procedure and fault isolation para 5-7

## 5-6. TEST EQUIPMENT CALIBRATION

## NOTE

Test equipment calibration must be set and maintained throughout testing and troubleshooting.

Calibration factor (cf) obtained in this calibration procedure is used throughout testing and troubleshooting.
a Apply power to vector voltmeter (VVM) and spectrum analyzer.
b Disconnect W6 from IFP. Connect W6 to spectrum analyzer.
c On ESTS, set:

| Switch | Set to |
| :--- | :--- |
| AT2 | 0 |
| AT1 | 30 |
| IF FREQ MHz | 150.0 |
| MOD/PW | CW |

d Adjust ESTS AT2 for $-30+/-0.5 \mathrm{dBm}$ on spectrum analyzer.
e Record AT2 dial setting for use as calibration factor (cf).

## NOTE

More than one cf may be necessary. If spectrum analyzer readings are not within specifications, adjust AT2 to obtain specifications and note new cf and AT1 setting Use appropriate cf for each AT1 setting throughout procedures.
£ Step through ESTS AT1 settings with ESTS AT2 set at the cf. Verify spectrum analyzer readings as follows:

| AT1 | Power meter |
| :--- | :--- |
| 60 | $-60.0 \pm 1.0 \mathrm{dBm}$ |
| 50 | $-50.0 \pm 1.0 \mathrm{dBm}$ |
| 40 | $-40.0+1.0 \mathrm{dBm}$ |
| 30 | $-30.0+1.0 \mathrm{dBm}$ |

g Set ESTS AT1 to 30. Record spectrum analyzer reading.
h Set ESTS USB/LSB switch to LSB.
i Set center frequency of spectrum analyzer to 120 MHz .

## 5-6 TEST EQUIPMENT CALIBRATION - Continued

i Disconnect W7 from IFP.
k Connect spectrum analyzer to the end of W7.
! Amplitude must be within +1.0 dB of step g .
m Set ESTS USB/LSB switch to USB.
n Set center frequency of spectrum analyzer to 180 MHz .
○ Disconnect W8 from IFP.
p Connect spectrum analyzer to the end of W8.
q Amplitude must be within +1.0 dB of step g .
$\underline{r}$ Connect VVM as shown in figure 5-2 view A. Make sure all cable connections are tight.
s Set rf signal generator to 150.0 MHz . -10 dBm output.
t Zero the VVM.
u Remove power divider and connect adaptors to VVM probes as shown n figure 5-2, view B.
v Remove W3 from IFP J2 (A) and connect VVM reference probe (channel A) to W3.
w Remove W5 from IFP J5 (C) and connect VVM measuring probe (channel B
x Remove W4 from ESTS J4 (B) and W6 from ESTS J6 (D). Connect 50 ohm loads to ESTS J4 and J6.
$y$ Record VVM phase reading.
$\underline{z}$ Remove W3 from ESTS J3. Move 50 ohm load from ESTS J4 to ESTS J3. Disconnect W4 from IFP J4 and connect VVM channel A to W4. Record phase reading.
aa The difference between the VVM phase reading here and the reading taken in step y must be less than 0.5 degree. Record the difference (step y-step z).
ab Move 50 ohm load from ESTS J3 to ESTS J5. Connect W3 to ESTS J3. Connect VVM channel A to W3 and VVM channel B to W4.

## 5- TEST EQUIPMENT CALIBRATION - Continued

ac Zero the VVM.
ad Amplitude reading must be $-1.0+1.0 \mathrm{~dB}$.
ae Step ESTS PHASE/DEG switch and verify amplitude and phase as follows:

| PHASE/DEG | Amplitude | Phase |
| :--- | :--- | :--- |
|  |  |  |
| +180 | $-1.0 \pm 1.0 \mathrm{~dB}$ | $0.0 \pm 2.0$ degrees |
| +135 | $-1.0 \pm 1.0 \mathrm{~dB}$ | $0.0 \pm 2.0$ degrees |
| +90 | $-1.0 \pm 1.0 \mathrm{~dB}$ | $0.0 \pm 2.0$ degrees |
| +45 | $-1.0 \pm 1.0 \mathrm{~dB}$ | $0.0 \pm 2.0$ degrees |
| -45 | $-1.0 \pm 1.0 \mathrm{~dB}$ | $0.0 \pm 2.0$ degrees |
| -90 | $-1.0 \pm 1.0 \mathrm{~dB}$ | $0.0 \pm 2.0$ degrees |
| -135 | $-1.0 \pm 1.0 \mathrm{~dB}$ | $0.0 \pm \pm 2.0$ degrees |
| -180 | $-1.0 \pm 1.0 \mathrm{~dB}$ | $0.0 \pm 2.0$ degrees |

af Reconnect W5 and W6 to ESTS J5 and J6, respectively. Disconnect W5 from IFP.
ag Connect VVM Channel B to end of W5.

## 5-6 TEST EQUIPMENT CALIBRATION - Continued



FIGURE 5-2 CALIBRATION SETUP

## 5-6 TEST EQUIPMENT CALIBRATION - Continued

ah Set ESTS PHASE/DEG switch to 0 .
ai Amplitude reading must be -1.0 !- 1.0 dB . Phase reading must be $0.0 \pm 0.5$ degree.
aj Step ESTS PHASE/DEG switch and verify amplitude and phase as follows:

| PHASE/DEG | Amplitude | Phase |  |
| :--- | :--- | :--- | :---: |
| +180 | $-1.0+1.0 \mathrm{~dB}$ | $+180.0+2.0^{\circ}$ |  |
| +135 | $-1.0-1.0 \mathrm{~dB}$ | $+135.0 \pm 2.0$ |  |
| +90 | $-1.0+1.0 \mathrm{~dB}$ | $+90.0-2.0^{\circ}$ |  |
| +45 | $-1.0+1.0 \mathrm{~dB}$ | $+45.0 \pm 2.0^{\circ}$ |  |
| -45 | $-1.0+1.0 \mathrm{~dB}$ | $-45.0+2.0^{\circ}$ |  |
| -90 | $-1.0+1.0 \mathrm{~dB}$ | $-90.0+2.0 \mathrm{a}$ |  |
| -135 | $-1.0 \pm 1.0 \mathrm{~dB}$ | $-135.0+2.0^{\circ}$ |  |
| -180 | $-1.0 \pm 1.0 \mathrm{~dB}$ | $-180.0+2.0^{\circ}$ |  |

ak Move VVM channel $B$ to the end of W 6 .
al Set ESTS PHASE/DEG switch to 0 .
am Amplitude reading must be $-1.0+/-1.0 \mathrm{~dB}$. Phase reading must be $0.0+/-0.5$ degree.
an Step ESTS PHASE/DEG switch and verify amplitude and phase as follows.

## PHASE/DEG

+180
+135
$+90$
+45
-45
-90
-135
-180

## Amplitude

$$
-1.0+1.0 \mathrm{~dB} \quad+180.0+2.0^{\circ}
$$

| $-1.0+1.0 \mathrm{~dB}$ | $+180.0+2.0^{\circ}$ |
| :--- | :--- |
| $-1.0+1.0 \mathrm{~dB}$ | $+135.0+2.0^{\circ}$ |
| $-1.0+1.0 \mathrm{~dB}$ | $+90.0+2.0 \circ$ |
| $-1.0+1.0 \mathrm{~dB}$ | $+45.0+2.0^{\circ}$ |
| $-1.0-1.0 \mathrm{~dB}$ | $-45.0+2.0^{\circ}$ |
| $-1.0-1.0 \mathrm{~dB}$ | $-90.0 \mathrm{t} 2.0^{\circ}$ |
| $-1.0+1.0 \mathrm{~dB}$ | $-135.0+2.0^{\circ}$ |
| -1.011 .0 dB | $-180.0+2.00^{\circ}$ |

$$
-1.0+1.0 \mathrm{~dB} \quad+135.0+2.0^{\circ}
$$

$$
-1.0+1.0 \mathrm{~dB} \quad+90.0+2.00
$$

$$
-1.0+1.0 \mathrm{~dB} \quad+45.0+2.0^{\circ}
$$

$$
-1.0-1.0 \mathrm{~dB} \quad-45.0+2.0^{\circ}
$$

$$
-1.0^{-} 1.0 \mathrm{~dB} \quad-90.0 \mathrm{t} 2.0^{\circ}
$$

$$
-1.0+1.0 \mathrm{~dB} \quad-135.0+2.0^{\circ}
$$

$$
-1.011 .0 \mathrm{~dB} \quad-180.0+2.00
$$

ao. If the above cannot be met, rearrange cables W3 (TS) through W6 (TS) until the conditions can be met, replace cable set, or send ESTS for calibration.
ap. Calibration compleat. Restore ESTS connections as in figure 5-1.

## 5-7 TEST PROCEDURES AND FAULT ISOLATION

a Use following procedure. The procedure is arranged in four columns.
(1) Column (1). Contains step number. Do not skip steps unless ACTION column (4) directs otherwise.
(2) Column (2). Contains test operation to be performed.
(3) Column (3). Contains normal indication to be observed when procedure has been performed.
(4) Column (4). Prescribes corrective action.

## WARNING

Whenever possible, shut off the power source before beginning work inside unit to prevent electrical shock.

## NOTE

If repeating test procedure, be sure test setup (para 5-5) and calibrations (para 5-6) are correct before proceeding.

## 5-7 TEST PROCEDURES AND FAULT ISOLATION



5-7. TEST PROCEDURE AND FAULT ISOLATION - Continued


5-7 TEST PROCEDURE AND FAULT ISOLATION - Continued


5-7 TEST PROCEDURE AND FAULT ISOLATION - Continued


5-7 TEST PROCEDURE AND FAULT ISOLATION - Continued

STEP PROCEDURE INDICATIONS

## ACTION

On ESTS, set:
Switch Set to
AT1 0
MOD/PW CW
EXT THRESH ON
USB/LSB LSB
DATA SELECT LOG
PHASE-DEG
DVM SEL
0
BIT TEST OFF
Adjust EXT THRESH ADJ control for -0.15 on ESTS DVM.
Set DVM SEL switch to volts.
Step 35 will be repeated to test CW and $600 \mathrm{~ns} / 200 \mathrm{~ns}$ pulses.

Set following switches to each
of following settings. At each setting read ESTS DVM.

## C. LOG AMPLITUDE VS. DYNAMIC RANGE



EXTTHRESH AT1
ON 0
OFF 10
OFF 20
OFF 30
OFF 40
OFF 50
OFF 60

- 60

a. If incorrect in CW and pulse,
go to step 202.
b. If incorrect in 600 ns or 200 ns pulse, perform alinements in para 5-11 and 5-27.

5-7 TEST PROCEDURE AND FAULT ISOLATION - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |
| :---: | :---: | :---: |
| 36 | Set MODIPW switch to 600 ns . Repeat step 35. |  |
| 37 | Disconnect W3 from IFP and connect it to o-scope CH 1. |  |
| 38 | Set AT 1 dial to 0 . |  |
| 39 | Adjust PW SET control. Read o-scope. | $200+10$ ns pulse. |
| 40 |  |  |
| 41 | Connect W3 to IFP connector J2. |  |
| 42 | Re,)eat step 35. |  |

D. FRUQ-30 dBm

On ESTS, set:

Switch Set to
IF FREQ MHz 135.0
AT $1 \quad 30$
MOD/PW CW
DATA SELECT FRUQ
PHASE-DEG 0
PW SET full cw
BIT TEST OFF

## NOTE

Acceptable reading tolerances for IF FREQ MHz switch positions in step 44 are as follows:

11 of 12 readings must be within +0.42
9 of 12 readings must be within +0.27
7 of 12 readings must be within +0.21

5-7 TEST PROCEDURE AND FAULT ISOLATION - Continued


## 5-7 TEST PROCEDURE AND FAULT ISOLATION - Continued



5-7 TEST PROCEDURE AND FAULT ISOLATION - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 58 | Set MOD/PW switch to CW |  | a. If not, aline A2A8 (para 58). |
|  | following IF FREQ MHz switch positions Setting | ESTS DVM | b. If fault persists, go to step 216. |
|  | 135.0 | > 3.64 |  |
|  | 140.0 | > 4.44 |  |
|  | 160.0 | < 0.95 |  |
|  | 165.0 | < 1.75 |  |
| 59 | Set MOD/PW switch to 600 ns . Repeat step 58. | As specified | As specified. |
| 60 | Disconnect W3 from IFP and connect it to o-scope CH 1. |  |  |
| 61 | Set AT1 dial to 0 . |  |  |
| 62 | Adjust PW SET control. Read o-scope. | $200+10$ ns pulse |  |
| 63 | Disconnect W3 from o-scope and connect it to IFP connector J2. |  |  |
| 64 | Set AT1 dial to 30. |  |  |
| 65 | Set IF FREQ MHz switch to 150.0. Read ESTS DVM. | $2.70+0.30$ | a. If not, aline A2A8 (para 5-8) |
|  |  |  | b. If fault persists, go to step 216. |

5-7. TEST PROCEDURE AND FAULT ISOLATION - Continued


5-7 TEST PROCEDURE AND FAULT ISOLATION - Continued


5-7 TEST PROCEDURE AND FAULT ISOLATION - Continued


5-7. TEST PROCEDURE AND FAULT ISOLATION - Continued


5-7 TEST PROCEDURE AND FAULT ISOLATION - Continued


In steps 87 and 89 equal intensity may not be achieved; it is acceptable if one or the other LEDs flickers.

Increase step attenuator setting until ST TRIG and PW RST LEDs are lit with approximately equal intensity.

## 5-7. TEST PROCEDURE AND FAULT ISOLATION - Continued



NOTE:
LOCALLY FABRICATED
JUMPER (APPX. C)

FIGURE 5-3. AMPLITUDE DIFFERENCE TEST SETUP

5-7 TEST PROCEDURE AND FAULT ISOLATION - Continued


5-7. TEST PROCEDURE AND FAULT ISOLATION - Continued


5-7 TEST PROCEDURE AND FAULT ISOLATION - Continued

| STEP PROCEDURE INDICATIONS |  |  |  |
| :--- | :--- | :--- | :--- |
| 101 | Decrease IF FREQ MHz switch <br> setting in 0.1 MHz steps, <br> until ST TRIG and PW RST <br> LEDs are lit with <br> approximately equal <br> intensity. <br> Read IF FREQ MHz switch <br> setting | ACTION |  |

## K. FRU DIFFERENCE DF @ 150.0 MHz @ 30 dBm

136.0 to 138.0 MHz

Increase signal generator frequency until ST TRIG and PW RST LEDs are lit with equal intensity. Read signal generator frequency setting
(para 5-8).
162.0 MHz (para. 5-8).
a. If not, aline A2A10
b. If fault persists, go to step 234.
a. If not, aline A2A10
b. If fault persists, go to step 234.

## 5-7. TEST PROCEDURE AND FAULT ISOLATION - Continued I



FIGURE 5-4. FRU DIFFERENCE TEST SETUP

5-7. TEST PROCEDURE AND FAULT ISOLATION - Continued


5-7. TEST PROCEDURE AND FAULT ISOLATION - Continued


5-7. TEST PROCEDURE AND FAULT ISOLATION - Continued


5-7. TEST PROCEDURES AND FAULT ISOLATION - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |
| :---: | :---: | :---: |

133. 
134. 
135. 
136. 
137. 
138. 
139. 

For following LED errors:
a. All LEDs failed.
b. ST TRIG LED failed (PW RST LED lit).
c. CW/PULSE LEDs failed.
d. USB/LSB LEDs failed

Remove side covers (para 523).

Using FO-3 check voltage between following test points and E3 (GND):

Remove A2A3 (para 5-32).
Install A2A3 on extender.
Install extender in IFP A2A3 slot.

On ESTS, set:
Switch
AT1
MOD/PW
USB/LSB
PW SET
BIT TEST

Set to
30
600 ns USB full cw OFF
A. LED FAULT

| Vo to step 134. |
| :--- | :--- |
| Go to step 144. |
| Go to step 164. |
| Go to step 165. |

5-7. TEST PROCEDURES AND FAULT ISOLATION-Continued


## 5-7. TEST PROCEDURES AND FAULT ISOLATION -Continued



5-7. TEST PROCEDURES AND FAULT ISOLATION -Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 154. | Connect o-scope CH 1 to A2A11 TP2. Read o-scope. |  |  |
|  |  |  | a. If not, go to step 32 . <br> b. If correct, replace A2A2 (para 5-32). <br> c. If fault persists, send I FP to higher level maintenance. |
| 155. | Connect o-scope CH 1 to A2A11 TP1. Read o-scope. |  |  |
|  |  |  | a. If not, go to step 92 . <br> b. If correct, replace A2A2 (para 5-32). <br> c. If fault persists, send IFP to higher level maintenance. |
| 156. | Connect o-scope CH 1 to A2A2 TP10. Read o-scope. | TTL low | If not, go to step 158. |
| 157. | Connect o-scope CH 1 to A2A2 TP13. Read o-scope. | TTL low | a. If not, go to step 159. |
|  |  |  | b. If correct, replace A2A2 (para 5-32). <br> c. If fault persists, send IFP to higher level maintenance. |

5-7. TEST PROCEDURES AND FAULT ISOLATION - Continued


## 5-7. TEST PROCEDURES AND FAULT ISOLATION-Continued



5-7. TEST PROCEDURES AND FAULT ISOLATION - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 165. | On ESTS, set:  <br> Switch Set to <br>   <br> USB/LSB USB <br> AT1 30 <br> MOD/PW CW |  |  |
| 166. | Connect o-scope: <br> Probe  <br> CH 1  <br> CH 2  <br>   <br>  A2A9 TP2 TP <br>   |  |  |
| 167. | Read o-scope. | CH 1: $2.8+0.2 \vee p-p$ <br> CH 2: <br> Noise | a. If not, go to step 168. <br> b. If correct, replace A2A2 (para 5-32). <br> c. If replacing A2A2 does not correct fault, replace A2A1 (para 5-32). <br> d. If replacing A2A1 does not correct fault, send IFP to higher level maintenance. |
| 168. 169. 170. | Remove A2A9 (para 5-25). Install A2A9 on extender. Install extender in IFP A2A9 slot. |  |  |
| 171. | Connect o-scope to A2A9 R54. |  |  |
| 172. |  | Amptd: $+1.14 \pm 0.25 \mathrm{Vdc}$ 5-39 | a. If not, replace A2A9 (para 5-32). <br> b. If not, replace A1A6 para 5-31). <br> c. If replacing A2A9 or A1 A6 does not correct fault, go to step 173. |

5-7. TEST PROCEDURES AND FAULT ISOLATION -Continued


5-7. TEST PROCEDURES AND FAULT ISOLATION - Continued


5-7. TEST PROCEDURES AND FAULT ISOLATION -Continued


5-7. TEST PROCEDURES AND FAULT ISOLATION - Continued


5-7. TEST PROCEDURES AND FAULT ISOLATION - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 199. | Read VVM" phase and amplitude for following PHASEDEG switch settings: <br> Setting <br> 0 |  | a. If any incorrect, replace A1A1, A1A2, A1A4, and A1A5 para 5-31. <br> b. If all correct, replace A2A7 (para 5-32). |
|  |  | VVM |  |
|  |  | -90-12.0 degrees |  |
|  | not 0 |  | c. If replacing A2A7 doe correct fault, replace (para 5-33). |
|  | A1A13 | $\mathrm{CH} \mathrm{A} \mathrm{+} 7.0-2.0 \mathrm{dBm}$ |  |
|  |  |  |  |
|  | 0 | CH" B +7.0 12.0 dBm | d. If fault persists, send IFP to higher level |
|  | maintenance. | $0.0+12.0$ degrees |  |
|  | -90 | $\mathrm{CH} \mathrm{A}+7.0+2.0 \mathrm{dBm}$ |  |
|  | -90 | $\mathrm{CHB}+7.0+2.0 \mathrm{dBm}$ |  |
| 200. | Remove 50 -ohm terminations and VVM probes. |  |  |
| 201. | Install A2A12 and A1A13 (para 5-26). |  |  |
|  | C. LOG AMPLITUDE VS. DYNAMIC RANGE FAULT |  |  |
| 202. | Remove A2A11 (para 5-32). |  |  |
| 203. | Place A2A11 on extender. |  |  |
| 204. | Install extender in IFP A2A11 slot. |  |  |
| 205. | Connect o-scope CH 1 to R49. |  |  |
| 206. | Set MOD/PW switch to CW. |  |  |
|  | 5-44 |  |  |

5-7. TEST PROCEDURES AND FAULT ISOLATION - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 207. | Read o-scope for following AT1 dial settings:(para 5-32). |  | a. If correct, replace A2A11 |
|  | Setting | Scope display (Vdc) | b. If not, replace A1A9 (para 5-31). |
|  | 0 | $1.98+0.10$ |  |
|  | 10 | $1.70 \pm 0.10$ | c. If replacing A1A9 does not |
|  | 20 | $1.42 \pm 0.10$ | correct fault, replace A1A1, |
|  | 30 | $1.14 \pm 0.10$ | A1A2, A1A4 and A1A5 |
|  | 40 | $0.86 \pm 0.10$ | (para 5-31. |
|  | 50 | $0.58 \pm 0.10$ |  |
|  | 60 | $0.30 \pm 0.10$ | d. If fault persists, send IFP to higher level maintenance. |
| 208. | Disconnect o-scope. |  |  |
| 209. | Remove A1A11 and extender from IFP. |  |  |
| 210. | Install A2A11 (para 5-32). |  |  |
|  | D. FRUQ dBm FAULT |  |  |
| 211. | Remove A1A12 and A1A13 (para 5-33). |  |  |
| 212. | Connect VVM: <br> Probe <br> Connector |  |  |
|  | $\begin{array}{ll}\text { A } & \mathrm{J} 68 \\ \text { B } & \mathrm{J} 67\end{array}$ |  |  |
| 213. | Using 50-ohm termination, terminate J69. |  |  |
| 214. | Set MOD/PW switch to CW. |  |  |
|  |  | 5-45 |  |

5-7. TEST PROCEDURES AND FAULT ISOLATION - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 215. | Read VVM phase and amplitude for following IF FREQ MHz switch positions: <br> Setting |  | a. If correct, replace A2A8 (para 5-32). |
| not |  | VVM | b. If replacing A2A8 does |
|  | 140.0 | $-90.0 \pm 12.0$ degrees | correct fault, replace A1A12 (para 5-33). |
|  | 140.0 | $\mathrm{CH} \mathrm{A}+4.0 \pm 3.0 \mathrm{dBm}$ | c. If any incorrect, replace A1A11 (para5-31). |
|  | 140.0 | $\mathrm{CHB}+4.0 \pm 3.0 \mathrm{dBm}$ | d. If replacing AIAl1 does not |
|  | 150.0 | $0.0 \pm 12.0$ degrees | correct fault, replace A1A10. |
|  | 150.0 | $\mathrm{CH} \mathrm{A}+4.0 \pm 3.0 \mathrm{dBm}$ | e. If fault persists, send IFP to higher level |
|  | maintenance $150.0$ | $\mathrm{CHB}+4.0 \pm 3.0 \mathrm{dBm}$ |  |

E. FRUI - $\mathbf{3 0}$ dBm FAULT
216.
217.
218.

Remove A1A12 and A1A13 (para 5-33).

Connect VVM:
Probe Connector
A J68
B J69
Using 50 -ohm termination terminate J67.

5-7. TEST PROCEDURES AND FAULT ISOLATION - Continued


5-7. TEST PROCEDURE AND FAULT ISOLATION - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 229. | Install A1A8 (para 5-31). |  |  |
| 230. | Place A2A11 on extender. |  |  |
| 231. | Install extender in IFP A2A11 slot. |  |  |
| 232. | Connect o-scope CH1 to A2A11 R41. |  |  |
| 233. | Set IF FREQ MHz switch to following settings. At each setting read o-scope |  | a. If both readings are incorrect, replace A1 A8 (para 5-31). |
|  | IF FREQ MHz | Display (mVdc) | b. If replacing A1A8 does not correct fault, replace |
|  | $\begin{aligned} & 140.0 \\ & 160.0 \end{aligned}$ | $\begin{aligned} & -400 \pm 200 \\ & +400 \pm 200 \end{aligned}$ | A1A10 para 5-31). |
|  |  |  | c. If both readings are correct, replace A2A11 (para 5-32). |
|  |  |  | d. If replacing A2A11 does not correct fault, replace A2A2 (para 5-32). |
|  |  |  | e. If fault persists, send |
| IFP |  |  | to higher level |
| maintenance |  |  |  |
|  |  |  |  |

## G. FRU DIFFERENCE DF @ 150.0 MHz 30 dBm FAULT

234. 
235. 
236. 
237. 
238. 
239. 
240. 
241. 
242. 
243. 

$+7.0 \pm 2.0 \mathrm{dBm}$
$+7.0 \pm 2.0 \mathrm{dBm}$
a. If both readings are incorrect, replace A1 A8 (para 5-31].
b. If replacing A1A8 does not correct fault, replace A1A10 (para 5-31).
c. If both readings are correct,
d. If replacing A2A11 does not correct fault, replace A2A2 (para 5-32).
e. If fault persists, send to higher level

If not, replace A1A6 (para 5-31).

If not, replace A1A7 (para

5-7. TEST PROCEDURE AND FAULT ISOLATION - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 244. | Connect o-scope CH 1 to A2A10 R37. |  |  |
| 245. | Set USB/LSB switch to USB. |  |  |
| 246. | Set IF FREQ MHz switch to following settings. At each setting read o-scope. |  | $\begin{aligned} & \text { a. If correct, replace A2A10 } \\ & \text { (para 5-32). } \end{aligned}$ |
|  | IF FREQ MHz | Display (mVdc) | b. If replacing A1A8 does not correct fault, replace |
|  | $160.0$ | $\begin{aligned} & -400+200 \text { A1 A2 para 5-31 } \\ & +400+200 \end{aligned}$ |  |
|  |  |  | c. If both readings are correct, replace A2A8 (para 5-32). |
|  |  |  | d. If replacing A2A8 does not correct fault, replace A2A10 (para 5-32). |
|  |  |  | e. If fault persists, send IFP to higher level maintenance. |
| 247. | Set USB/LSB switch to LSB. |  |  |
| 248. | Connect o-scope CH 1 to A2A10 R24. |  |  |
| 249. | Repeat step 246. | As specified | As specified. |
|  | H. TR | PLITUDE FAILURE |  |
| 250. | Remove A2A9 (para 5-32). |  |  |
| 251. | Place A2A9 on extender. |  |  |
| 252. | Install extender if IFP A2A9 slot. |  |  |
| 253. | Connect o-scope CH 1 to test point for sideband failure: <br> Test point <br> Failure |  |  |
|  | R54 USB |  |  |
|  | R61 LSB |  |  |
|  | 5-49 |  |  |

5-7. TEST PROCEDURE AND FAULT ISOLATION - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 254. | Set MOD/PW switch to CW. <br> Read o-scope for following AT1 dial settings:(para 5-32). |  | a. If correct, replace A2A9 |
|  | Setting | Scope display (Vdc) | b. If not, replace module for sideband failure: |
|  | $\begin{aligned} & 0 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.98 \pm 0.20 \\ & 1.70+0.20 \end{aligned}$ | Failure <br> Module |
|  | 20 | $1.42 \pm 0.20$ |  |
|  | 30 | $1.14 \pm 0.20$ | USB A1A6 |
|  | 40 | $0.86 \pm 0.20$ | LSB A1A7 |
|  | 50 | $0.58 \pm 0.20$ |  |
|  | 60 | $0.30 \pm 0.20$ | (para 5-31. |
|  |  |  | c. If fault persists, send IFP to higher level maintenance. |
| 256. | Disconnect o-scope. |  |  |
| 257. | Remove A2A9 and extender from IFP. |  |  |
| 258. | Install A2A9 (para 5-32). |  |  |
|  |  | -50 |  |

## 5-8. ALINEMENT SETUP |

a. Initial Conditions
(1) Remove side covers (para 5-30).
(2) Repeat test setu (para 5-5) and test equipment calibration (para 5-6).

## NOTES

Reinstall any removed modules or circuit cards before attempting an alinement.
Adjustments are to be made only on assembly called out in the specific procedure.
Adjustments made when a card is extended may require fine tuning when the card is reinstalled in the IFP.

Ensure assemblies are securely mounted.
IFP warm-up requirements are as follows:
Cold start 15 minutes
Warm start 2-5 minutes
Replace assembly and retest as soon as LRU fails to meet required standard.
TTL and ECL logic levels stated in these procedures are defined as follows:
Vdc

> TTL low $=0.0$ to 1.0
> high $=+2.4$ to +5.5
> ECL low $=-2 / 0$ to -0.98
> high $=0.0$ to -0.5

Refer to FO-2 or adjustment location
Refer to FO-3 for test point location.
Refer to FO-4 for block diagram.

## 5-8. ALINEMENT SETUP -Continued

b. Perform alinement indicated In sequence for replaced item:

## NOTE

Fault isolation may call for performance of an alinement as a corrective action. Alinements performed as part of a fault isolation must be repeated In addition to the specific alinements required for items replaced below.

| Item replaced | Alinement required (para reference) |
| :---: | :--- |
| A1A1, A1A2, A1A4, and A1A5 | $5-18,5-19,5-20$ |
| A1A6 | $5-10,5-12,5-13,5-11,5-16$ |
| A1A7 | $5-10,5-12,5-13,5-11,5-16$ |
| A1A8 | $5-22,5-15,5-27$ |
| A1A9 | $5-10,5-12,5-13,5-23$ |
| A1A11 | $5-22,5-15$ |
| A1A12 | $5-19,5-20$ |
| A1A13 | $5-19,5-20$ |
| A2A2 | $5-10,5-22,5-27$ |
| A2A3 | $5-10,5-12,5-13,5-15,5-16,5-22,5-27$ |
| A2A5 | $5-20$ |
| A2A6 | $5-20$ |
| A2A7 | $5-20$ |
| A2A8 | $5-21$ |
| A2A9 | $5-16$ |
| A2A10 | $5-22,5-27$ |
| A2A11 | $5-15,5-16$ |
| A1A10 | $5-19,5-20,5-22,5-27,5-15$ |

## 5-9. CONFIRM LOGIC VOLTAGE REFERENCE A2A2

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :--- | :--- | :---: | :--- |
| 1. | Connect DVM to A2A2TP14 ( + a <br> and A2A2TP1 (GND). | $+12 \pm 0.05 \mathrm{Vdc}$ | Replace A2A2 (para 5-32). |

5-10. LOG AMPLITUDE ALINEMENT - CW A1A6, A1A7, A1A9

| STEP PROCEDURE INDICATIONS | ACTION |  |
| :--- | :--- | :--- |

NOTE
If alinement cannot be successfully completed, replace A1A6, A1A7, or A1A9, as required (para 5-31). Repeat alinement procedure (para 5-8). If fault persists, send IFP to higher level maintenance.

A1A9
1.

Connect test equipment [fig] 5-1).
2.

On ESTS, set:
Switch
Set to
POWER OFF
IF FREQ MHz 150.0
USB/LSB USB
SSB OFFSET 0
DVM SEL VOLTS
AT1 60
AT2 cf
MOD/PW
PW SET
TRIG SEL
EXTTHRESH
CW
Full cw ST TRIG/PW
RST
EXT THRESH
ADJ
SWEEP
BAND CMD
BW CMD
BIT TEST
PHASE DEG
PRF
DATA SELECT
OFF
Full cw
OFF
LB
30 MHz
OFF
0
10 KHz
B-CQ
3.
4.
5.

Connect ac voltmeter and DVM to IFP connector A2XA3-A (DF) as shown in figure 5-5.
6.

Set DVM to measure dc volts, 2 Vdc range.

5-10. LOG AMPLITUDE ALINEMENT - CW A1A6, A1A7, A1A9- Continued


FIGURE 5-5. METER HOOKUP
NOTE
Ensure equipment warms up at least 30 minutes before making adjustments.

5-10. LOG AMPLITUDE ALINEMENT - CW A1A6, A1A7, A1A9- Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :--- | :--- | :--- | :--- |
| 8. | Turn on power supplies. Set <br> ESTS POWER switch to ON. |  |  |
| 9. | Disconnect W6 from the IFP. | Peak voltage on ac <br> voltmeter | Adjust A1A9R21 to electrical <br> mid range as indicated on <br> DVM, and repeat this step. |
| 10. | Adjust A1A9R48 | Connect W6 to IFP J6. | Adjust A1A9R36. |

12. 
13. 
14. 
15. 
16. 

Disconnect W6 from the IFP

Connect W6 to IFP J6.
Set ESTS AT1 to 10.
A1A9R36, A1A9R48, and A1A9R21 interact. Set ESTS AT1 to 60 and repeat steps 11 through 14 until no adjustments are necessary.

Set ESTS AT1 to the following positions and verify voltages on DVM, $\pm 25 \mathrm{mVdc}$, except where noted:

AT1
60
50
40
30
20
10
0


Adjust A1A9R48: verify reading on ac voltmeter does not change more than +/- 10 mVac during adjustment.

Adjust A1A9R21.

To prevent misalignment, the dc output must be more negative than -25 mVdc .

5-10. LOG AMPLITUDE ALINEMENT-CW A1A6, A1A7, A1A9- Continued


5-10. LOG AMPLITUDE ALINEMENT - CW AIA6, A1A7, A1A9- Continued

| STEP PROCEDURE INDICATIONS | ACTION |  |
| :--- | :--- | :--- | :--- |

## NOTE

To prevent misalignment, the dc output must be more negative than -25 mVdc .
29.
30.

A1A7
31. On ESTS, set USB/LSB switch

On ESTS, set USB/LSB swa
to LSB and AT1 to 60 .
32.
33.
34.
35.

Disconnect W6 from the IFP.
Record DVM reading.

Connect ac voltmeter and DVM to IFP connector A2XA3-C (LSB) as shown in fig. 5-5

Disconnect W7 from the IFP.
Adjust A1A7R48; observe ac voltmeter.

Connect W7 to IFP J7.
36.
37.
38.
39.

Disconnect W7 from the IFP.
not change more

Connect W7 to IFP J7.
Set ESTS AT1 to 10.
A1A7R48, A1A7R36, and A1A7R21 interact. Set ESTS AT1 to 60 and repeat steps 35 through 38 until no adjustments are necessary.

Peak voltage on ac volt Meter
$310 \pm 5 \mathrm{mVdc}$ on DVM
NOTE
-25 to -50 mVdc on DVM

Adjust A1A7R21 to electrical mid range, as indicated on DVM, and repeat this step.

Adjust A1A7R36.

To prevent misalignment, the dc output must be more negative than -25 mVdc .
-25 to -50 mVdc on DVM
$1690 \pm 5 \mathrm{mVdc}$ on DVM
As specified

Adjust A1A7R48; verify reading on ac voltmeter does
than + 10 mVac during adjustment.

Adjust AI A7R21.

5-10. LOG AMPLITUDE ALINEMENT -CW A1A6, A1A7, A1A9- Contihued


To prevent misalignment, the dc output must be more negative than -25 mVdc .
41.
42.

Disconnect W7 from the IFP.
Record DVM reading.
43. Compare readings recorded in steps 18, 30, and 42.
44.
45.

Turn power supplies off. Set ESTS POWER switch OFF. Install A2A3 (para 5-32).
-25 to -50 mVdc on DVM
Steps 30 and 42 will be within 10 mVdc of each other and both will be less negative than step 18

5-11. TRIGGER LOG AMPLITUDE BALANCE - PULSE A2A3


Ensure equipment warms up at least 30 minutes before making adjustments.
2.

On ESTS, set:
Switch Set to
IF FREQ MHz 150.0
USB/LSB LSB
SSB OFFSET 0
DVM SEL VOLTS
AT1 50
AT2 cf
MOD/PW $\quad 600 \mathrm{nS}$
PW SET full cw
TRIG SEL ST TRIG/
PW RST
EXT THRESHOFF
EXT THRESH
ADJ Full cw
SWEEP OFF
BAND CMD LB
BW CMD $\quad 30 \mathrm{MHz}$
BIT TEST OFF
PHASE-DEG 0
PRF $\quad 10 \mathrm{KHz}$
DATA SELECT B-CQ
POWER ON
3. Connect o-scope to A2A3TP1 and A2A3TP2 (GND).
Trigger on PRF OUT at J2 of ESTS.

5-11. TRIGGER LOG AMPLITUDE BALANCE - PULSE A2A3 - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 4. | Set o-scope cursors to the peak signal level and the noise floor. |  |  |
|  |  |  |  |
| 5. 4 | Set ESTS USB/LSB switch to USB. <br> A1A7). | Peak amplitude will be within $\pm 10 \mathrm{mV}$ of step | a. Perform para 5-10, steps 21 through end (A1A6, |
|  |  | Noise floor level will be within +10 mV of step 4 | b. Repeat this paragraph. |

## 5-61

## 5-12.PULSE THRESHOLD ALINEMENT A2A3

| STEP PROCEDURE INDICATIONS | ACTION |  |
| :--- | :--- | :--- |
|  | NOTE |  |
|  |  |  |

If alinement cannot be successfully completed, replace A2A3 (bara 5-32). Repeat alinement procedure (para 5-8). If fault persists, send IFP to higher level maintenance.
1.

Connect test equipment [fig] 5-1.


Ensure equipment warms up at least 30 minutes before making adjustments.
2.
3.
4.

On ESTS, set:
Switch Set to
IF FREQ MHz 150.0
USB/LSB USB
SSB OFFSET 0
DVM SEL VOLTS
AT1 10
AT2 cf
MOD/PW 600 nS
PW SET full cw
TRIG SEL ST TRIG/
PW RST
EXTTHRESH OFF
EXT THRESH
ADJ Full cw
SWEEP OFF
BAND CMD LB
BW CMD $\quad 30 \mathrm{MHz}$
BIT TEST OFF
PHASE-DEG 0
PRF $\quad 10 \mathrm{KHz}$
DATA SELECT B-CQ
POWER ON

Connect o-scope to PWG and PWG GND (GND) test points on ESTS. Trigger on PRF OUT at J2 of ESTS.

Set ESTS AT1 to 60.

Pulse will be positive ECL pulse greater than 600 nSec in width

Clean pulse (present 100\%

Adjust A2A3R1 8. of the time)

5-12.PULSE THRESHOLD ALINEMENT A2A3 - Continued


At ESTS AT1 setting of 60, PWG must be as clean as possible in both USB and LSB. Do not sacrifice the clean PWG signal at settings between 10 and 50 to obtain a clean signal at 60 .
9.
10.
11.
12.
13.
14.

Set ESTS AT1 to 60.
Set ESTS AT2 from cf to cf +3 .
15.

Set ESTS AT2 from cf to cf +6 . Note the AT2 setting where pulse (PWG) disappears.

Clean pulse PWG pulses will reduce to approximately $50 \%$ in occurrence somewhere between cf and cf +3 .

Pulse will disappear with AT2 between $\mathrm{cf}+3$ and cf +6

Adjust A2A3R18.
Repeat steps 4 through 14.

## 5-63

5-12. PULSE THRESHOLD ALINEMENT A2A3 - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :--- | :--- | :--- | :--- |
| 16. | Set ESTS DVM SEL to EXT <br> THRESH. | Adjust ESTS EXT THRESH- <br> HOLD ADJ. | Set ESTS ATI to . <br> 18. |
| meter | Switch ESTS EXT THRESH <br> between ON and OFF. | The pulse (PWG) cleans <br> up when switch is ON |  |
| 19. |  |  |  |

5-13. CW THRESHOLD ALINEMENT A2A 3


5-13. CW THRESHOLD ALINEMENT A2A3 - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 4. | Set ESTS AT1 to 60. | Clean pulse (present 1001\% the time) | Adjust A2A3R17 for same of indication as step 3. |
| 5. | Set ESTS USB/LSB switch to LSB. | Clean pulse | Adjust A2A3R17. |
| 6. | Switch ESTS USB/LSB between USB and LSB. | Verify clean pulse in both positions |  |
| 7. | Set ESTS USB/LSB switch to LSB. |  |  |
| 8. | Set ESTS AT1 from 10 to 50. | Clean pulse | Adjust A2A3R17. |
|  | NOTE |  |  |

At ESTS AT1 setting of 60, PWG must be as clean as possible in both USB and LSB. Do not sacrifice the clean PWG signal at settings between 10 and 50 to obtain a clean signal at 60 .
9. Set ESTS AT1 to 60.Clean pulse
10. Repeat steps 8 and 9 until no adjustment is necessary.
11.
12. Set ESTS AT2 from of to cf +3 .
13.

Set ESTS AT2 from cf to cf +6 .
Note AT2 level where PWG disappears.

Adjust A2A3R17.

Clean pulse
PWG pulses will reduce approximately $50 \%$ in occurrence between of and cf +3

PWG will disappear between cf +3 and cf + 6

Repeat steps 4 through 12.

5-14. DF/TRIGGER LOG AMPLITUDE NOISE FLOOR ALINEMENT A2A3

| STEP PROCEDURE INDICATIONS | ACTION |  |  |
| :--- | :--- | :--- | :--- |
|  | NOTE |  |  |

If alinement cannot be successfully completed, replace A2A3 (para 5-32).
Repeat alinement procedure (para 5-8). If fault persists, send IFP to higher level maintenance.
1.

Connect test equipment [ffig 5-1).

Equipment warms up at least 30 minutes before making adjustments.
2.
3.
4.

On ESTS, set: Switch Set to

IF FREQ MHz 150.0
USB/LSB LSB
SSB OFFSET 0
DVM SEL VOLTS
AT1 30
AT2
MOD/PW
PW SET
TRIG SEL
of
600 nS
full cw ST TRIG/
PW RST
EXT THRESH OFF
EXT THRESH
ADJ Full cw
SWEEP OFF
BAND CMD LB
BW CMD $\quad 30 \mathrm{MHz}$
BIT TEST OFF
PHASE-DEG 0
PRF $\quad 10$ KHz
DATA SELECT A-CQ
POWER OFF
Place A2A3 on extender.
Connect o-scope to A2A3TP6, A2A3TP7, and A2A3TP2 (GND).

5-14.
OFFTRIGGER LOG AMPLITUDE NOISE FLOOR ALINEMENT A2A3 - Contipued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
|  | NOTE |  |  |
|  | O-scope 20 MHZ BW LIMIT can be used to clean up the signals. |  |  |
| 5. | Trigger on PRF OUT at J2 of ESTS. Set o-scope channels for $50 \mathrm{mV} / \mathrm{div}$. Reference both channels to the same zero line. | Traces overlay each other within $\pm 5 \mathrm{mV}$ | Adjust A2A3R105. |
| 6. | Set o-scope cursor to peak of A2A3TP6 signal. |  |  |
| 7. | Trigger o-scope off A2A3TP6. |  |  |
| 8. | Set ESTS MOD/PW switch to CW. | A2A3TP6 signal is within +/- 5 mV of cursor; A2A3TP7 signal is within + - 5 mV of cursor. | Adjust A2A3R52 (TP6) Adjust A2A3R100 (TP7). |
| 9. | Switch ESTS MOD/PW switch between 600 nSec and CW. | Verify readings of step 8 | Repeat step 8. |
| 10. | Turn ESTS POWER switch OFF. Turn power supply OFF. |  |  |
| 11. | Remove A2A3 and extender from IFP. |  |  |
| 12. | Install A2A3 (para 5-32). |  |  |
| 13. | Turn on power to power supply. Turn ESTS POWER switch ON. |  |  |
| 14. | Repeat this para with A2A3 installed to verify settings. |  |  |
| 5-68 |  |  |  |

5-15. DF LOG AMPLITUDE SAMPLE AND HOLD ALINEMENT - CW/PULSE A2A11

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :--- | :--- | :--- | :--- |
|  | NOTE |  |  |

If alinement cannot be successfully completed, replace A2A1 1 (para 5-32).
Repeat alinement procedure (para 5-8. If fault persists, send IFP to higher level maintenance.
1.
2.
3.

Connect test equipment fif. 5-1).


Ensure equipment warms up at least 30 minutes before making adjustments.
On ESTS, set:
Switch Set to
IF FREQ MHz 150.0
USB/LSB LSB
SSB OFFSET 0
DVM SEL
AT2
EXT THRESH
MOD/PW CW
PW SET full cw
TRIG SEL ST TRIG/
PW RST
EXTTHRESH ON
BAND CMD LB
BW CMD $\quad 30 \mathrm{MHz}$
BIT TEST OFF
PHASE-DEG 0
PRF $\quad 10$ KHz
DATA SELECT LOG
POWER ON
Set EXT THRESH ADJ.
-0.15 on ESTS DVM
NOTE

Ensure EXT THRESH ADJ is not disturbed through the end of this paragraph.

## 5-15.DF LOG AMPLITUDE SAMPLE AND HOLD ALINEMENT - CWIPULSE A2A11 - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 4. | On ESTS, set DVM SEL to VOLTS and EXT THRESH to OFF. |  |  |
| 5. | Set ESTS AT1 to 50. |  |  |
| 6. | Adjust A2A11 R5 $+1.25+0.02$ on ESTS DVM |  |  |
| 7. | Set ESTS AT1 to 10. |  |  |
| 8. | Adjust A2A11 R4.+4.25 0.02 on ESTS DVM |  |  |
| 9. | A2A11 R5 and A2A11R4 interact. Repeat steps 5 though 8 until no adjustments are necessary. | As specified. |  |

In the following steps for AT1 setting of 0 , set ESTS EXT THRESH switch to ON.
10. Set ESTS AT1 to the following positions and verify voltages on ESTS DVM + 0.050.

AT1
60
50
40
30
20
10
0
11.
12.
13.
14.
15.
16.

5-16. DF/TRIGGER LOG AMPLITUDE BALANCE ALINEMENT A2A9


Ensure equipment warms up at least 30 minutes before making adjustments.
2.

On ESTS, set:
Switch
IF FREQ MHz 150.0
USB/LSB USB
SSB OFFSET 0
DVM SEL VOLTS
AT1 50
AT2 cf
MOD/PW CW
PW SET full cw
TRIG SEL ST TRIG/
PW RST
EXT THRESH OFF
EXT THRESH
ADJ fully cw
BAND CMD LB
BW CMD $\quad 30 \mathrm{MHz}$
BIT TEST OFF
PHASE-DEG 0
PRF $\quad 10$ KHz
DATA SELECT A-CQ
POWERON
3.

Connect o-scope to A2A11TP2, A2A9TP2, and A2A11TP3 (GND). Trigger on A2A11TP2.

5-16.DF/TRIGGER LOG AMPLITUDE BALANCE ALINEMENT A2A9 - Continued

| STEP PROCEDURE INDICATIONS | ACTION |  |
| :--- | :--- | :--- | :--- |

4. 

Set o-scope channels for 200 $\mathrm{mV} / \mathrm{div}$. Reference both channels to the same zero line. Set o-scope time base for 200 uSec/div. Set both channels for dc coupling.
5.

Set ESTS AT1 to 50 .

## NOTE

The o-scope 20 MHZ BW LIMIT may be used to clean up the signals. Expand the time base as required to verify the full amplitude of the signal is displayed.
6.

Adjust A2A9R7. shown.
7.
8.

## Set ESTS AT1 to 10.

Adjust o-scope VOLTS/DIV to see full trace.


5-16.DFITRIGGER LOG AMPLITUDE BALANCE ALINEMENT A2A9 - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 9. | Adjust A2A9R13. | Superimpose the traces as shown |  |
|  |  |  |  |
| 10. | A2A9R7 and A2A9R13 interact. Repeat steps 5 through 9 until adjustment is not necessary. Use o-scope time base to expand signal to find best results. | As specified |  |
| 11. | Using o-scope, monitor the signal at A2A11TP2 and A2A9TP3 with respect to A2A11TP3 (GND). Trigger on A2A11TP2. |  |  |
| 12. | Set ESTS USB/LSB switch to LSB. |  |  |
| 13. | Set ESTS AT1 to 50. | NOTE |  |

The o-scope 20 MHZ BW LIMIT may be used to clean up the signals. Expand the time base as required to verify the full amplitude of the signal is displayed.

5-16. DFITRIGGER LOG AMPLITUDE BALANCE ALINEMENT A2A9 - Continued


5-17. INPUT DF CHANNEL AMPLITUDE CHECK -CW A1A1, A1A2, A1A4, A1A5


In steps that follow, J67 through J72 and J79 through J84 must always be terminated either by the rf power meter or 50 ohm terminations. Swap 50 ohm terminations as required.

5-17. INPUT DF CHANNEL AMPLITUDE CHECK -CW A1A1, A1A2, A1A4, A1A5-Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 5. | Install 50 ohm terminations on J68 through J72 and J79 through J84. |  |  |
| 6. | Calibrate rf power meter (para 5-6). |  |  |
| 7. | Connect rf power meter to J67. |  |  |
|  | NOTE |  |  |
|  | Ensure equipment warms up at least 30 minutes before making adjustments. |  |  |
| 8. | Turn on power supply. Set ESTS POWER switch to OFF. |  |  |
| 9. | Measure power at J67 on IFP. | +7 + 2.0 dBm |  |
| 10. | Step ESTS AT1 from 60 to 0. settings. | $+7+2.0 \mathrm{dBm}$ at all |  |
| 11. | Measure power at J68. 50 ohm terminations as required | Move+5 + 2.5 dBm maintenance. | Send IFP to higher level |
| 12. | Measure power at J89 through J72. Move 50 ohm terminations as required | +7.2 .0 dBm at all connectors | Send IFP to higher level maintenance. |
| 13. | Measure power at J79 through J84. Move 50 ohm as required. | +7 z 2.0 dBm at all connectors | Send IFP to higher level maintenance. |

## 5-18.

INPUT DF CHANNEL PHASE ALINEMENT AA1, A1A2, A1A4, A1A5

| STEP PROCEDURE INDICATIONS | ACTION |  |
| :--- | :--- | :---: | :---: |
|  | NOTE |  |

If alinement cannot be successfully completed, replace A1AI, A1A2, A1A4, and A1AS (phase matched sets) (para 5-24). Repeat alinement procedure (para 5-8). If fault persists, send IFP to higher level maintenance.

1. Connect test equipment [fig. 5-1).
2. 

On ESTS, set:

## Switch <br> Set to

IF FREQ MHz 150.0 USB/LSB LSB SSB OFFSET 0 DVM SEL VOLTS AT1 30
AT2
cf
MOD/PW
CW
PW SET full cw
TRIG SEL ST TRIG/
PW RST
EXT THRESHOFF
EXT THRESH
ADJ fully cw
SWEEP OFF
BAND CMD
LB
BW CMD $\quad 30 \mathrm{MHz}$
BIT TEST OFF
PHASE-DEG 0
PRF $\quad 10 \mathrm{KHz}$ DATA SELECT B-CQ
POWER OFF
3.

Turn power supply power off.
4.

Remove A1A12 and A1A13
(para 5-33).
NOTE
In steps that follow, J67 through J72 and J79 through J84 must always be terminated either by the VVM probes or 50 ohm terminations. Swap 50 ohm terminations as required.

5-18 INPUT DF CHANNEL PHASE ALINEMENT A1A1, A1A2, A1A4, A1A5- Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :--- | :--- | :--- | :--- |
| 5. | Install 50 ohm terminations on <br> J67 through J70, J72, J79, <br> and J81 through J84. |  |  |
|  |  |  |  |

5. Turn on power supply. Set
6. ESTS POWER switch to ON.
7. Zero the VVM using J1 as
8. Connect VVM channel $A$ to and channel B to J80.A1A4, and A1A5.

Phase will be $0.0 \pm 2.00$

Phase of $+90+0.10$

Phase will be $0.0+4.00$

Phase reading half of what was recorded in step 12

Phase of $+90+0.1$

Phase will be $0.0+4.00$

Phase reading half of what was recorded in step 16
a. Replace A1AI, A1A2, J71
b. Send IFP to higher level maintenance.

Adjust AIA5C3.

If tolerances can not be met, adjust A1A1C3 a few degrees and repeat procedure from step 10.

Adjust A1A4C3.

If tolerances can not be met, adjust AI A1C3 a few degrees and repeat procedure from step 10.

5-18 INPUT DF CHANNEL PHASE ALINEMENT A1A1, A1A2, A1A4, A1A5-Continued


## 5-19. PHASE DETECTOR BALANCE-CW - PHASE/FINE FRU A1A12, A1A13



15-19. PHASE DETECTOR BALANCE -CW- PHASE/FINE FRU A1A12, AIA13-Continued


FIGURE 5-6. METER HOOKUP

5-19. PHASE DETECTOR BALANCE -CW- PHASE/FINE FRU A1A12, A1A13-Continued

| STEP PROCEDURE INDICATIONS |  | ACTION |  |
| :---: | :---: | :---: | :---: |
| 10. | ```Set ESTS PHASE-DEG switch to +90. step }``` | DVM reading will be within + 0.01 Vdc of | Adjust A1A13A2C19. |
| 11. through 11. | Switch ESTS PHASE-DEG switch between +90 and -90 . | DVM readings will be within +0.01 Vdc of each other | a. Adjust AIA1C3. <br> b. Repeat steps 8 |
| 12. | Connect DVM to A2XA5-C. |  |  |
| 13. | Set ESTS PHASE-DEC switch to - 180 . |  |  |
| 14. | Record DVM reading. |  |  |
| 15. | Set ESTS PHASE-DEG switch to 0 . | DVM reading will be within $\pm 0.01 \mathrm{Vdc}$ of step 14 | Adjust A1A13A2C22. |
| 16. | Switch ESTS PHASE-DEG switch between -180 and 0 . | DVM reading will be within $\pm 0.01 \mathrm{Vdc}$ of each other | a. Adjust AI AC3. <br> b. Repeat steps 8 through 16. |
| 17. | Connect DVM to A2XA7-A |  |  |
| 18. | Set ESTS PHASE-DEG switch to -90. |  |  |
| 19. | Record DVM reading. |  |  |
| 20. | Set ESTS PHASE-DEG switch to +90 . | DVM reading will be within $\pm 0.01 \mathrm{Vdc}$ of step 19. | Adjust A1A13A1C22. |
| 21. | Switch ESTS PHASE-DEG switch between +90 and -90 | DVM readings will be within +0.01 Vdc of each other | a. Adjust A1A2C3. <br> b. Repeat steps 18 through |
| 21. |  |  |  |
| 22. | Connect DVM to A2XA7-C. |  |  |
| 23. | Set ESTS PHASE-DEG switch to - 180 . |  |  |
| 24. | Record DVM reading. |  |  |
| 25. | Set ESTS PHASE-DEG switch to 0 . | DVM reading will be within $\pm 0.01 \mathrm{Vdc}$ of step 24 . | Adjust A1 A1 3A1 C19. |
| 26. | Switch ESTS PHASE-DEG switch between -180 and 0 . | DVM readings will be within +0.01 Vdc of each other. | a. Adjust A1 A2C3. <br> b. Repeat steps 18 through 26. |
| 27. | Turn off power supply. Set ESTS POWER switch to OFF. |  |  |

+5-19. PHASE DETECTOR BALANCE - CW- PHASE/FINE FRU A1A12, A1A13- Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 28. | Remove A1 Al 3 para 5-33. Install A1 A12 (para 5-33). |  |  |
| 29. | Turn on power supply. Set ESTS Power switch to ON. |  |  |
| 30. | Connect DVM to A2XA6-A. |  |  |
| 31. | Set ESTS PHASE-DEG switch to -90. |  |  |
| 32. | Record DVM reading. |  |  |
| 33. | Set ESTS PHASE-DEG switch to +90 . | DVM reading will be within - 0.01 Vdc of step 32 | Adjust A1Al 2A2C23. |
| 34. | Switch ESTS PHASE-DEG switch between +90 and -90 . | DVM reading will be within +0.01 Vdc of each | a. Adjust A1A5C3. |
| 35. | Connect DVM to A2XA6-C. | other. | b. Repeat entire alinement procedure. |
| 36. | Set ESTS PHASE-DEG switch to -180. |  |  |
| 37. | Record DVM reading. |  |  |
| 38. | Set ESTS PHASE-DEG switch to 0 . | DVM reading will be within - 0.01 Vdc of step 37 | Adjust A1A12A2C26. |
| 39. | Switch ESTS PHASE-DEG switch between -180 and 0 . | DVM reading will be within +0.01 Vdc of each other. | a. Adjust A1A5C3. <br> b. Repeat entire alinement procedure. |

42. 
43. 
44. 
45. 
46. Set ESTS IF FREQ MHZ switch to 150.0.
47. 

Record DVM reading

5-19. PHASE DETECTOR BALANCE -CW- PHASE/FINE FRU A1A12, A1A13-Continued

| STEP | EDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 48. | Set ESTS IF FREQ MHZ switch to 170.0 | DVM reading will be within $\pm 0.05 \mathrm{Vdc}$ of step 47. | Adjust A1A12A1C23. |
| 49. | Switch ESTS IF FREQ MHZ switch between 150.0 and 170.0. | DVM readings will be within $\pm 0.05 \mathrm{Vdc}$ of each other |  |
| 50. | Turn off power supply. Set ESTS POWER switch to OFF. |  |  |
| 51. | Remove A1 A12 (para 5-33). |  |  |
| 52. | Install covers on A1 A12 and A1Al3 para 5-30. |  |  |
| 53. | Install A1A12, A1A13, and left hand cover to IFP (para 5-33. |  |  |
| 54. | Install A2A5, A2A6, A2A7, and A2A8 in IFP (para 5-32). |  |  |

5-20. PHASE CHANNEL SAMPLE AND HOLD ALINEMENT - CW A2A5, A2A6, A2A7

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :--- | :--- | :--- | :--- |
| 1. | Connect test equipment <br> (fig. 5-1). |  |  |
|  |  | NOTE |  |

2. 
3. 
4. 
5. 
6. 
7. 

On ESTS, et: Switch Set to IF FREQ MHz $150 . \overline{0}$ USB/LSB USB SSBOFFSET 0 DVM SEL VOLTS AT1 30 AT2 cf MOD/PW CW PW SET full cw TRIG SEL ST TRIG/ PW RST EXT THRESH OFF EXT THRESH ADJ full cw SWEEP OFF BAND CMD BW CMD BIT TEST PRF DATA SELECT POWER

Set ESTS PHASE-DEG switch to -45.

Adjust A2A5R5.

Set ESTS PHASE-DEG switch to - 135 .

Adjust A2A5R4.

A2A5R5 and A2A5R4 interact.
Repeat steps 3 through 6 until no adjustment is necessary.
$+1.35 \pm 0.02 \mathrm{Vdc}$ on ESTS DVM
$+4.05 \pm 0.02 \mathrm{Vdc}$ on ESTS DVM

5-20. PHASE CHANNEL SAMPLE AND HOLD ALINEMENT - CW A2A5, A2A6, A2A7-Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 8. | Set ESTS DATA SELECT switch to A-CQ. |  |  |
| 9. | Set ESTS PHASE-DEG switch to - 45 | $\begin{aligned} & +1.35 \pm 0.02 \mathrm{Vdc} \text { on } \\ & \text { ESTS DVM } \end{aligned}$ | Adjust A2A5R2. |
| 10. | Set ESTS PHASE-DEG switch to +45 | +4.05 0.02 Vdc on | Adjust A2A5R3. |
| 11. | A2A5R2 and A2A5R3 interact. Repeat steps 9 and 10 until no adjustment is necessary |  |  |
| 12. | Set ESTS DATA SELECT switch to A-DI. |  |  |
| 13. | Set ESTS PHASE-DEG switch to -45. | $+1.35+0.02 \mathrm{Vdc}$ on ESTS DVM | Adjust A2A6R5. |
| 14. | Set ESTS PHASE-DEG switch to - 135 | +4.05 + 0.02 Vc's on ESTS DVM | Adjust A2A6R4. |
| 15. | A2A6R5 and A2A6R4 interact. |  |  |

16. 
17. 
18. 
19. 
20. 
21. 
22. 

+4.05 0.02 Vdc on

$$
+1.35+0.02 \mathrm{Vdc} \text { on }
$$

$$
+4.05+0.02 \mathrm{Vc} \text { 's on }
$$

$$
\stackrel{+4.05}{+} \text { ESTS DVM }
$$

A2A7R5 and A2A7R4 interact.
Repeat steps 21 and 22 until no adjustment is necessary.
ESTS DVM

Repeat steps 13 and 14 until no adjustment is necessary.
Set ESTS DATA SELECT switch to A-DQ.

Set ESTS PHASE-DEG switch to -45.

Set ESTS PHASE-DEG switch to +45 .

A2A6R2 and A2A6R3 interact. Repeat steps 17 and 18 until no adjustment is necessary.

Set ESTS DATA SELECT switch to $\mathrm{B}-\mathrm{Cl}$.
Set ESTS PHASE-DEG switch to - 45

Set ESTS PHASE-DEG switch to -135.
$+1.35-\mathrm{t} 0.02 \mathrm{Vdc}$ on ESTS DVM
$+4.05+0.02 \mathrm{Vdc}$ on ESTS DVM
$+1.35+0.02 \mathrm{Vdc}$ on ESTS DVM
$+4.05+0.02 \mathrm{Vdc}$ on

Adjust A2A5R2.

Adjust A2A5R3.

Adjust A2A6R5.
Adjust A2A6R4.

Adjust A2A6R2.
Adjust A2A6R3.

Adjust A2A7R5.

Adjust A2A7R4.

5-20. PHASE CHANNEL SAMPLE AND HOLD ALINEMENT -CW A2A5, A2A6, A2A7- Continued

| STEP PROCEDURE INDICATIONS |  | ACTION |  |
| :---: | :---: | :---: | :---: |
| 24. | Set ESTS DATA SELECT switch to B-CQ. |  |  |
| 25. | Set ESTS PHASE-DEG switch to-45 | $+1.35+0.02 \mathrm{Vdc} \text { on }$ ESTS DVM | Adjust A2A7R2. |
| 26. | Set ESTS PHASE-DEG switch to +45ESTS DVM | +4.05 + 0.02 Vdc on | Adjust A2A7R3. |
| 27. | A2A7R2 and A2A7R3 interact. Repeat steps 25 and 26 until no adjustment is necessary. |  |  |

## 5-21. FINE FRU SAMPLE AND HOLD ALINEMENT - CW A2A8

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :--- | :---: | :---: | :---: |
| 1. | Connect test equipment <br> (fig. 5-1). |  |  |
|  |  | NOTE |  |

Ensure equipment warms up at least 30 minutes before making adjustments.
2.

On ESTS, set:
Switch Set to
USB/LSB USB
SSB OFFSET 0
DVM SEL VOLTS
AT1 10
AT2 cf
MOD/PW CW
PW SET full cw
TRIG SEL ST TRIG/
PW RST
EXTTHRESH OFF
EXT THRESH
ADJ full cw
SWEEP OFF
BAND CMD LB
BW CMD $\quad 30 \mathrm{MHz}$
BIT TEST OFF
PHASE-DEG 0
PRF $\quad 10 \mathrm{KHz}$
DATA SELECT FRUQ
POWER ON
3.

Set ESTS IF FREQ MHZ switch to 145.0
4.

Set ESTS IF FREQ MHZ switch to 135.0
5.
6.
7.

A2A8R2 and A2A8R3 interact.
Repeat steps 3 and 4 until no adjustment is necessary.

Set ESTS DATA SELECT switch to FRUI.

Set ESTS IF FREQ MHZ switch to 155.0
+1.35 t 0.02 Vdc on ESTS DVM
$+4.05 \pm 0.02 \mathrm{Vdc}$ on ESTS DVM
+1.35 t 0.02 Vdc on ESTS DVM

Adjust A2A8R2.

Adjust A2A8R3.

Adjust A2A8R5

## 5-21. FINE FRU SAMPLE AND HOLD ALINEMENT - CW A2A8 - Continued

| STEP | PROCEDURE | INDICATIONS | ACTION |
| :--- | :--- | :--- | :--- |
| 8. | Set ESTS IF FREQ MHZ <br> switch to 145.0 | +4.05 t 0.02 Vdc on <br> ESTS DVM | Adjust A2A8R4. |
| 9 | A2A8R5 and A2A8R4 interact. <br> Repeat steps 7 and 8 until <br> no adjustment is necessary. |  |  |

## 5-89

5-22. COURSE FRU SAMPLE AND HOLD ALINEMENT - CW A2A10, A2A11



## 5-22. COURSE FRU SAMPLE AND HOLD ALINEMENT - CW A2A10, A2A11 - Continued

| STEP | PROCEDURE | INDICATIONS | ACTION |
| :--- | :--- | :---: | :---: |

6. Set ESTS IF FREQ MHZ switch to 165.0.
7. 

Read o-scope.

A2A1 OR5 and A2A1OR4 interact. Repeat steps 4 though 7 until no adjustment is necessary.
9.
10.
11.
12.
13.

Set ESTS IF FREQ MHZ switch to 165.0.
$+1.4 \pm 0.1$ volts peak as shown.

Adjust A2A1OR2.

Read o-scope.
Set ESTS USB/LSB switch to LSB.

Connect o-scope to
A2A1OTP1 and A2A100TP3 (GN D).

Set ESTS IF FREQ MHZ switch to 135.0.

5-22. COURSE FRU SAMPLE AND HOLD ALINEMENT - CW A2A10, A2A11 - Continued

| STEP | PROCEDURE INDICATIONS | ACTION |  |
| :---: | :---: | :---: | :---: |
| 14. | Read o-scope. | +4.0-0.1 volts peak as shown | Adjust A2A10OR3. |
|  |  |  |  |
| 15. | Repeat steps 11 through 14 until no adjustment is necessary. |  |  |
| 16. | Set ESTS USB/LSB switch to USB. |  |  |
| 17. | Connect o-scope to A2A11TP1 and A2A11TP3 (GND). |  |  |
| 19. | Set ESTS IF FREQ switch to 135.0. <br> Read o-scope. | $+1.4-0.1$ volts peak as shown | Adjust A2A11R2. |
|  |  | GND |  |

20. 

Set ESTS IF FREQ MHZ switch to 165.0.

## 5-92

5-22. COURSE FRU SAMPLE AND HOLD ALINEMENT -CW A2A10, A2A11 - Continued


## 5-23. FINAL PHASE CHANNEL ALINEMENT- CW



## 5-23. FINAL PHASE CHANNEL ALINEMENT - CW - Continued

| STEP | PROCEDURE | INDICATIONS | ACTION |
| :--- | :--- | :--- | :--- |
| 8. | Set ESTS DATA SELECT <br> Switch to A-CQ. |  |  |
| 9. | Set ESTS PHASE-DEG switch <br> to -180. | Record ESTS DVM reading. <br> Set ESTS PHASE-DEG switch <br> to 0. | Reading will be within <br> +0.03 Vdc of step 10 |
| 11. | a.Adjust AI A4C3 to split the <br> difference between A-C1 <br> and A-CQ. |  |  |

Reading will be within +0.03 Vdc of step 14

Reading will be within +0.03 Vdc of step 18

Reading will be within +0.03 Vdc of step 22
a. Adjust AI A4C3 to split the difference between A-C1
b. Repeat steps 4 through 11.
a. Adjust A1A5C3
a. Adjust A1A5C3 to split the difference between A-D1 and $A-D Q$.
b. Repeat steps 12 through 19.
a. Adjust AIA2C3.

## 5-23. FINAL PHASE CHANNEL ALINEMENT - CW - Continued

| STEP | PROCEDURE | INDICATIONS | ACTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 26 . \\ & 27 . \end{aligned}$ | Record ESTS DVM reading Set ESTS PHASE-DEG switch to 0 . | Reading will be within $\pm 0.03 \mathrm{Vdc}$ of step 26 | a. Adjust A1A2C3 to split the difference between B-CI and $\mathrm{B}-\mathrm{CQ}$. <br> b. Repeat steps 20 through 27. |
| 28. | Set ESTS DATA SELECT switch to $\mathrm{A}-\mathrm{Cl}$. |  |  |
| 29. | Set ESTS PHASE-DEG switch to -45. | +1.35 r 0.02 Vdc on ESTS DVM | Adjust A2A5R5. |
| 30. 31. | Set ESTS PHASE-DEG switch to -135. <br> A2A5R5 and A2A5R4 interact. Repeat steps 29 and 30 as required until no adjustment is necessary. | +4.05 4t 0.02 Vdc on ESTS DVM | Adjust A2A5R4. |
| 32. | Set ESTS DATA SELECT switch to A-CQ. |  |  |
| 33. | Set ESTS PHASE-DEG switch to -45. | $\begin{aligned} & +1.35,0.02 \mathrm{Vdc} .1 \\ & \text { ESTS DV' } \end{aligned}$ | Adjust A2A5R2. |
| 34. | Set ESTS PHASE-DEG switch to +45 . | +4.05 -.J2 Vdc on ESTS DVM | Adjust A2A5R3. |

$+1.35+0.02$ Vdc on Adjust A2A6R5.
ESTS DVM
+4.05 + 0.02 Vdc on ESTS DVM

Adjust A2A6R4.
a. Adjust A1A2C3 to split the difference between $\mathrm{B}-\mathrm{Cl}$ and $\mathrm{B}-\mathrm{CQ}$.
b. Repeat steps 20 through 27.

Adjust A2A5R5.
Adjust A2A5R4.

Adjust A2A5R2.
Adjust A2A5R3.

5-23. FINAL PHASE CHANNEL ALINEMENT - CW - Continued


## 5-23. FINAL PHASE CHANNEL ALINEMENT - CW - Continued

| STEP | PROCEDURE | INDICATIONS | ACTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 49 . \\ & 50 . \end{aligned}$ | Repeat step 47. <br> Set ESTS DATA SELECT switch to A-DI. | As specified |  |
| $\begin{aligned} & 51 . \\ & 52 . \end{aligned}$ | Repeat step 47. <br> Set ESTS DATA SELECT switch to A-DQ. | As specified |  |
| 53. | Set ESTS PHASE-DEG switch to -45. | $+1.35+0.02 \mathrm{Vdc}$ on ESTS $\overline{\mathrm{D}} \mathrm{VM}$ | Adjust A2A6R2. |
| 54. | Set ESTS PHASE-DEG switch to +45 . | $+4.05+0.02 \mathrm{Vdc}$ on ESTS DVM | Adjust A2A6R3. |
| 55. | A2A6R2 and A2A6R3 interact. Repeat steps 53 and 54 as required until no adjustment is necessary. |  |  |
| 56. | Set ESTS PHASE-DEG switch to the following positions and verify the ESTS DVM readings +/- 0.04 Vdc , except as indicated. |  |  |
|  | Phase | ESTS DVM |  |
|  | -180 | 2.70 |  |
|  | -135 -90 |  |  |
|  | -45 | 1.35 |  |
|  | 0 | 2.70 |  |
|  | +45 | 4.05 |  |
|  | +90 | >4.14 |  |
|  | +135 | 4.05 |  |
|  | +180 | 2.70 |  |
| 57. | Set ESTS DATA SELECT switch to $\mathrm{B}-\mathrm{Cl}$. |  |  |
| 58. | Set ESTS PHASE-DEG switch to -45. | $+1.35+0.02 \mathrm{Vdc}$ on ESTS DVM | Adjust A2A7R5. |
| 59. 60. | Set ESTS PHASE-DEG switch $\text { to }+45 \text {. }$ | $+4.05+0.02 \mathrm{Vdc}$ on ESTS DVM | Adjust A2A7R4. |

5-23. FINAL PHASE CHANNEL ALINEMENT - CW - Continued

| STEP | PROCEDURE | INDICATIONS | ACTION |
| :---: | :---: | :---: | :---: |
| 61. | Set ESTS PHASE-DEG switch to the following positions and verify the ESTS DVM readings +0.04 Vdc , except as indicated |  |  |
|  | Phase | ESTS DVM |  |
|  | -180 | >4.14 |  |
|  | -135 | 4.05 |  |
|  | -90 | 2.70 |  |
|  | -45 | 1.35 |  |
|  | 0 | <1.26 |  |
|  | +45 | 1.35 |  |
|  | +90 | 2.70 |  |
|  | +135 | 4.05 |  |
|  | +180 | >4.14 |  |
| 62. | Set ESTS DATA SELECT switch to B-CQ |  |  |
| 63. | Set ESTS PHASE-DEG switch to -45. | $+1.35+0.02 \mathrm{Vdc}$ on ESTS DVM | Adjust A2A7R2. |
| 64. | Set ESTS PHASE-DEG switch to +45 . ESTS DVM | $+4.05+0.02 \mathrm{Vdc}$ on | Adjust A2A7R3. |
| 65. | A2A7R2 and A2A7R3 interact. Repeat steps 63 and 64 as required until no adjustment is necessary. |  |  |
| 66. | Set ESTS PHASE-DEG switch to the following positions and verify the ESTS DVM readings $\pm 0.04 \mathrm{Vdc}$, except as indicated |  |  |
|  | Phase | ESTS DVM |  |
|  | -180 | 2.70 |  |
|  | -135 | 1.35 |  |
|  | -90 | <1.26 |  |
|  | -45 | 1.35 |  |
|  | 0 | 2.70 |  |
|  | +45 | 4.05 |  |
|  | +90 | >4.14 |  |
|  | +135 | 4.05 |  |
|  | +180 | 2.70 |  |
|  |  | 5-99 |  |

## 5-24. FINAL FRU CHANNEL ALINEMENT - CW



5-24. FINAL FRU CHANNEL ALINEMENT - CW - Continued

| STEP | PROCEDURE | INDICATIONS | ACTION |
| :---: | :---: | :---: | :---: |
| 7. | Set ESTS IF FREQ MHZ switch to'the following positions and verify the ESTS DVM readings i 0.02 Vdc , except as indicated. |  |  |
|  | Frequency | ESTS DVM |  |
|  | 135.0 | 4.05 |  |
|  | 140.0 | 2.70 |  |
|  | 145.0 | 1.35 |  |
|  | 150.0 | <0.95 |  |
|  | 155.0 | 1.35 |  |
|  | 160.0 | 2.70 |  |
|  | $165.0$ | 4.04 |  |
| 8. | Set ESTS DATA SELECT switch to FRUI. |  |  |
| 9. | Set ESTS IF FREQ MHZ switch to 155.0. | $+1.35+0.02 \mathrm{Vdc} \text { on }$ ESTS DVM | Adjust A2A8R5. |
| 10. | Set ESTS IF FREQ MHZ switch to 145.0. | $\begin{aligned} & +4.05+0.02 \mathrm{Vdc} \text { on } \\ & \text { ESTS } \frac{+0}{\text { DVM }} \end{aligned}$ | Adjust A2A8R4. |

## 5-25. FINAL DF LOG AMPLITUDE ALINEMENT - CW

| STEP | PROCEDURE | INDICATIONS |
| :--- | :--- | :--- |
| 1. | Connect test equipment <br> (fig. 5-1). <br> Install alinement cover in place <br> of right side cover (para) <br> $5-30)$. | NOTE |
| 2. |  |  |

3. 
4. 
5. 
6. A2A11 R4 and A2A11 R5 interact. Repeat steps 4 and 5 as required until no adjustment is necessary.
+1.25 + 0.02 Vdc on ESTS DVM +4.25-0.02 Vdc on ESTS DVM

ACTION

Adjust A2A11 R5.
Adjust A2A11R4.

5-25. FINAL DF LOG AMPLITUDE ALINEMENT - CW - Continued


## 5-26. CONFIRM LOGIC DF/TRIGGER LOG AMPLITUDE BALANCE - CW

| STEP | PROCEDURE | INDICATIONS | ACTION |
| :--- | :--- | :--- | :--- |
| 1. | Connect test equipment <br> (fig. 5-1]. |  |  |

2. 

Install alignment cover in place of right side cover (para 5-30)
3.

On ESTS, set:
Switch Set to
IF FREO MHZ 150.0
USB/LSB USB
SSB OFFSET 0
DVM SEL VOLTS
AT1 30
AT2 cf
MOD/PW CW
PW SET full cw
TRIG SEL ST TRIG/
PW RST
EXTTHRESH OFF
EXT THRESH
ADJ full cw
SWEEP OFF
BAND CMD LB
BW CMD $\quad 30 \mathrm{MHz}$
PHASE-DEG 0
BIT TEST OFF
PRF $\quad 10 \mathrm{KHz}$
DATA SELECT LOG
POWER ON
4. Disconnect W6 from ESTS and IFP. Connect W6 between rf output of signal generator and VVM.
5.
6.

Set rf signal generator to 150.0 +0.05 MHz .
Adjust output level of signal generator for $-30 \pm 0.5$ dBm on VVM.

## 5-26. CONFIRM LOGIC DF/TRIGGER LOG AMPLITUDE BALANCE - CW - Continued

| STEP | PROCEDURE | INDICATIONS | ACTION |
| :---: | :---: | :---: | :---: |
| 7. | Compare the VVM dBm reading with the generator power output reading. | The readings will be within +2 dB of each other; record difference |  |
| 8. | Disconnect W6 from the VVM and connect it to IFP J6. |  |  |
| 9. | Decrease generator output until ESTS ST TRIG lamp goes out. step 7. | Generator output will be -43 dBm minus the difference recorded in | Adjust A2A9R7 to obtain correct results. |
| 10. | Set generator output to -30 dBm . | ESTS ST TRIG lamp will be on |  |
| 11. | Increase generator output until ESTS ST TRIG lamp goes out. | Generator output will be -17 dBm minus the difference recorded in step 7. | Adjust A2A9R7 to obtain correct results. |
| 12. | Set generator output to -30 dBm. | ESTS ST TRIG lamp will on |  |
| 13. | Repeat steps 9 through 12 until no adjustment is necessary. | As specified |  |
| 14. | Set ESTS USB/LSB switch to LSB. |  |  |
| 15. | Set generator output to -30 dBm. | ESTS ST TRIG lamp will be on | Adjust A2A9R26 to obtain correct results. |
| 16. | Repeat steps 9 through 12 as required. | As specified correct results. | Adjust A2A9R26 to obtain |
|  | 5-105 |  |  |

5-27. CONFIRM LOGIC DF/TRIGGER COARSE FRU BALANCE - CW


## 5-27. CONFIRM LOGIC DFITRIGGER COARSE FRU BALANCE - CW - Continued

| STEP | PROCEDURE | INDICATIONS | ACTION |
| :---: | :---: | :---: | :---: |
| 8. | A2A11 R3 and A2A11 R2 interact. Repeat steps 4 through 7 as required until no adjustment is necessary. |  |  |
| 9. | Set ESTS IF FREQ MHZ switch to 150.0 . |  |  |
| 10. | Disconnect W6 from ESTS. Connect to output of rf signal generator. |  |  |
| 11. | Set generator for 150.0 $\pm 0.5 \mathrm{MHz},-30 \pm 2 \mathrm{dBm} .$ |  |  |
| 12. | Decrease frequency of generator until ESTS ST TRIG and PW RST lamps glow with equal intensity. | Frequency will be lower than 138 MHz | Adjust A2A1 OR5 for equal intensity on lamps. |
| 13. | Increase frequency of generator beyond 150 MHz until ESTS ST TRIG and PW RST lamps glow with equal intensity. | Frequency will be higher than 162 MHz | Adjust A2A10OR4 for equal intensity on lamps. |
| 14. | Repeat steps 11 through 13 as required until no adjustment is necessary. | As specified |  |
| 15. | Set ESTS USB/LSB switch to LSB. |  |  |
| 16. | Repeat steps 11 through 13 as required adjusting A2A10R2 ( 138 MHz ) and A2A10R3 ( 162 MHz ) until no adjustment is necessary. | As specified |  |

## 5-28. OUTOF-BAND ALINEMENT-CW

| STEP | PROCEDURE | INDICATIONS |
| :--- | :--- | :--- |
| 1. | Connect test equipment <br> [fig. $5-1]$. <br> Install alignment cover in place <br> of right side cover (para) <br> $[5-30]$. | NOTE |
| 2. | Ensure equipment warms up at least 45 minutes before making adjustments. |  |

3. 

On ESTS, set:
Switch Set to

IF FREQ MHZ 150.0
USB/LSB LSB
SSB OFFSET 0
DVM SEL VOLTS
AT1 30
AT2 cf
MODIPW CW
PW SET full cw
TRIG SEL ST TRIG/
PW RST
EXTTHRESH OFF
EXT THRESH
ADJ full cw
SWEEP OFF
BAND CMD LB
BW CMD $\quad 30 \mathrm{MHz}$
PHASE-DEG 0
BIT TEST OFF
PRF 10 KHz
DATA SELECT LOG
POWER ON
4.
5.

Disconnect W8 from ESTS and
IFP. Connect W8 between rf signal generator output and VVM input.
Set generator to $180+/-0.05$
$1, \mathrm{~Hz}$. Adjust generator output for $-30+0.5 \mathrm{dBm}$ on VVM.

Difference between VVM reading and generator output will be less than 1 dB ; record difference.

## 5-28. OUT-OF-BAND ALINEMENT - CW - Continued

| STEP | PROCEDURE | INDICATIONS | ACTION |
| :---: | :---: | :---: | :---: |
| 6. | Disconnect W8 from VVM. Connect W8 to IFP J9. | ESTS ST TRIG lamp will go out |  |
| 7. | Decrease generator output until ST TRIG lamp goes on. difference recorded in step $5 \pm 2.5 \mathrm{~dB}$ | Generator output will be -37 dBm minus the | Adjust A1A11 R5 to obtain proper results. |
| 8. | Set generator output to - 30 dBm . | ESTS ST TRIG lamp will be off |  |
| 9. | Increase generator output until ST TRIG lamp goes on. difference recorded in step $5 \pm 2.5 \mathrm{~dB}$ | Generator output will be -23 dBm minus the | Adjust A1 A11 R5 to obtain proper results. |
| 10. | Set generator output to - 30 dBm . | ESTS ST TRIG lamp will be off |  |
| 11. | Repeat steps 7 through 10 as required until no adjustment is necessary. |  |  |

## 5-29. BIT OSCILLATOR ALINEMENT



5-29. BIT OSCILLATOR ALINEMENT - Continued

| STEP | PROCEDURE | INDICATIONS | ACTION |
| :---: | :---: | :---: | :---: |
| 6. | Set the ESTS DATA SELECT switch to the following positions and verify the voltages given. <br> DATA SELECT <br> B-CQ <br> A-CQ <br> A-DQ <br> $\mathrm{B}-\mathrm{Cl}$ <br> $\mathrm{A}-\mathrm{Cl}$ <br> A-DI <br> FRUI <br> FRUQ <br> LOG | Meter $\begin{aligned} & 2.70+0.24 \\ & 2.70+0.24 \\ & 2.70+0.24 \\ & <1.44 \\ & <1.44 \\ & <1.44 \\ & 2.7+0.20 \\ & <1.44 \\ & 2.53+0.49 \end{aligned}$ | a. Replace A1A3. <br> b. Send IFP to higher level maintenance. |

## Section III. MAINTENANCE

## 5-30. SIDE COVERS

## NOTE

Procedure is the same for right and left cover.
a. Preliminary Procedure. Turn power off.
b. Removal.

## NOTE

If helicoil is stripped, replace helicoil insert para 5-27.
(1) Remove 22 screws (1) and washers (2).
(2) Remove cover (3).

c. Installation.
(1) Place cover (3) in installed position.
(2) Install 22 screws (1) and washers (2).
d. Follow-on Procedure. Perform test(para 5-5, 5-6, 5-7).

## 5-31. MODULE A1A1 THROUGH A1A11

## NOTE

Procedure is the same for modules A1A1 through A1A11, except where noted.
a. Preliminary Procedures.
(1) Turn power off.
(2) Remove right side cover (para 5-30.
b. Removal.

## CAUTION

Do not touch center adjustment screw on A1A3 when removing modules. Altering this factory adjustment may harm IFP performance.
(1) Loosen two captive screws (1).
(2) Remove module (2).

## 5-31. MODULE AA1 THROUGH A1A11 - Continued

(3) If replacement module (1), note and record location of terminations (2) on module to aid in installation.
(4) Remove terminations (2) from module (1).

c. Installation.

## NOTES

If terminations were not removed from module, go to step (2).
Module termination locations are indicated in [FO-4]
(1) Install terminations (2) on module (1) as recorded during removal procedure.

## 5-31. MODULE AIA1 THROUGH A1A1 - Continued

## CAUTION

Ensure that backplane connector is not blocked or terminations on A1AI, A1A2, A1A4, A1A5, and A1A11 may damage nearby connector backshells.

## NOTE

It may be necessary to remove modules A1A12 and A1A13 (para 5-26) in order to clear blocked backplane connector.
(2) Carefully place module (2) in installed position.
(3) Tighten two captive screws (1).
d. Follow-on Procedures.
(1) If removed, install module A1A12, and A1A13 (para 5-33).
(2) Perform alinement(para 5-8) or test procedure (para 5-7), as required.
(3) Install right side cover (para 5-30.

## 5-115

## 5-32. CIRCUIT CARD A2A1 THROUGH A2A11

## NOTE

Procedure is same for circuit cards A2A1 through A2A11.
a. Preliminary Procedures.
(1) Turn power off.
(2) Remove right side cover (para 5-30).
b. Removal.
(1) Loosen captive screws (1).
(2) Using card extractor, remove circuit card (2).

c. Installation.
(1) Place circuit card (2) in installed position.
(2) Tighten two captive screws (1).
d. Follow-on Procedures.
(1) Perform alinemen (para 5-8) or test procedure (para 5-7), as required.
(2) Install right side cover (para 5-30).

## 5-33. MODULE A1A12 AND A1A13

## NOTE

Procedure is same for module A1A12 and A1A13.
a. Preliminary Procedures.
(1) Turn power off.
(2) Remove left side cover (para 5-30.
b. Removal.
(1) Remove six screws (1).
(2) Using circuit card extender, remove module A1A12 (3) and A1A13 (2).

## 5-33. MODULE A1A12 AND A1A13- Continued

c. Disassembly
(1) Disassemble module A1A12 by removing 14 screws (1) and removing cover (2).
(2) Disassembly module A1A13 by removing 13 screws (1) and removing cover (2).

d. Assembly.
(1) Assembly module A1A12 by installing cover (2) and securing using 14 screws (1).
(2) Assemble module A1A13 by installing cover (2) and securing using 13 screws (1).

## 5-33. MODULE A1A12 AND A1A13-Continued

e. Installation.
(1) Place module A1A13 (2) and A1A12 (3) in installed position.
(2) Install six screws (1). Torque to 6-8 inch/pounds.

f. Follow-on Procedures.
(1) Perform alinement (para 5-8) or test procedure (para 5-7), as required.
(2) Install left side cover (para 5-30).

## 5-34 HELICOIL INSERTS

a. Removal.
(1) Using removal tool, press and turn insert (1) counterclockwise.
(2) Remove insert (1). If insert cannot be removed, go to step (3).
(3) Using scribe, pry top thread of insert (1) away from housing hole (2).
(4) Using needle-nose pliers, turn insert (1) counterclockwise.
(5) Remove insert (1).


## 5-120

5-34. HELICOIL INSERTS - Continued
b. Installation.

## WARNING

Isopropyl alcohol is flammable and moderately toxic to eyes, skin, and respiratory tract. Eye and skin protection required. Good general ventilation is normally adequate.
(1) Using pipe cleaner or swab, and isopropyl alcohol, clean housing hole (2).
(2) Place new insert (1) on insertion tool.

## WARNING

Zinc chromate dust primer is highly toxic to eyes, skin, and respiratory tract. Eye and skin protection required. Good general ventilation is normally adequate.
(3) Coat insert (1) with zinc chromate dust primer.


## 5-121

5-34. HELICOIL INSERTS - Continued

## NOTE

Top thread of insert should be below housing surface between $1 / 4$ and 1 $1 / 2$ turns.
(4) Using insertion tool, install insert (1) in housing hole (2) as follows:
(a) Aline insert threads with hole threads.
(b) Press insertion tool outer housing against hole housing (3).
(c) Turn insertion tool clockwise to thread insert into hole within limits given.
(5) Ensure insert (1) is between 114 and 1-1/2 turns below housing surface.
(a) If insert is installed within limits given, go to step (6).
(b) If insert is not installed within limits given, replace insert.
(6) Using tang removal tool, press and remove insert tang (4) from bottom of insert (1)
(7) Allow zinc chromate dust primer one hour to cure.

c. Follow-on Procedure. Install side cover (para 5-30.

## Section IV. PREPARATION FOR STORAGE OR SHIPMENT

## 5-35. STORAGE FACILITIES

a. Security of the stored equipment is required. The area used for storage must protect the equipment from being stolen.
b. The equipment in storage must be protected from the weather. Covered storage is required.

## 5-36. PROCEDURES

a. The equipment to be stored must be in good working order. Perform an operational check on the equipment prior to storage [para 5-7.
b. When putting the equipment into administrative storage (1-45 days) use a storage area that is accessible. Equipment in administrative storage must be able to be removed from storage and put into operation on 24 hour notice.

## APPENDIX A REFERENCES

## A-1. SCOPE

This appendix lists all forms, field manuals, technical manuals, and miscellaneous publications referenced in this manual. Only those publications available to, and required by the user are listed.

## A-2. FORMS

| Recommended Changes to Publications and Blank Forms $\qquad$ | DA Form 2028, DA Form 2028-2 |
| :---: | :---: |
| Report of Discrepancy (ROD) | SF 364 |
| Discrepancy in Shipment Report (DISRE | SF 361 |
| Quality Deficiency Report SF 368 |  |

## A-3. FIELD MANUALS

First Aid and Safety FM 21-11

## A-4. TECHNICAL MANUALS

Operator's, Organizational, and Direct
TM 11-5821-332-13
Support Maintenance Manual for Airborne Relay Facility AN/ARW-83(V)6
Operator's, Organizational, and Direct Support.
TM 11-5895-1280-13
. Maintenance manual for Power Supply,
. Receiver PP-8184/U
Organizational and Direct Support
.TM 11-5895-1284-23P
. Repair Parts and Special Tools
. List for Processor, Intermediate
. Frequency CV-4008/U
Operator's, Organizational, and Direct
TM 11-6625-3149-13
. Support Maintenance Manual for
. Test Set, Electronic System TS-42391U

## A-5. MISCELLANEOUS PUBLICATIONS

The Army Maintenance Management System .....................................................................DA Pam 738-750
Consolidated Index of Army Publication............................................................................DA Pam 25-30
and Blank Forms
Procedures for Destruction of Electronics. TM 750-244-2
Materiel to Prevent Enemy Use (Electronics Command)

A-1/(A-2 blank)

## APPENDIX B <br> MAINTENANCE ALLOCATION CHART (MAC)

## Section I. INTRODUCTION

## B-1. The Army Maintenance System Mac

a. This introduction (Section 1) provides a general explanation of all maintenance levels under the standard Army Maintenance System concept.
b. The Maintenance Allocation Chart (MAC) in section Il designates overall authority and responsibility for the performance of maintenance functions on the identified end item or component. The application of the maintenance functions to the end item or component will be consistent with the capacities and capabilities of the designated maintenance levels, which are shown on the MAC in Column (4) as:

Unit - Includes 2 subcolumns, C (operator/crew) and O (unit) maintenance.<br>Direct Support - Includes an F subcolumn.<br>General Support - includes an H subcolumn.<br>Depot - includes a D subcolumn.<br>c. Section III lists the tools and test equipment (both special tools and common tools sets) required for each maintenance function as referenced from section II.<br>d. Section IVcontains supplemental instructions and explanatory notes for a particular maintenance function.

## B-2. Maintenance Function

Maintenance functions will be limited to and defined as follows:
a. Inspect. To determine the serviceability of an item by comparing its physical, mechanical, and/or electrical characteristics with established standards through examination (e.g. by sight, sound, or feel).
b. Test. To verify serviceability by measuring the mechanical, pneumatic, hydraulic, or electrical characteristics of an item and comparing those characteristics with prescribed standards.
c. Service. Operations required periodically to keep an item in proper operating condition, i.e., to clean (includes decontaminate, when required), to preserve, to drain, to paint, or to replenish fuel, lubricants, chemical fluids, or gases.
d. Adjust. To maintain, or regulate within prescribed limits, by bringing into proper position, or by setting the operating characteristics to specified parameters.
e. Align. To adjust specified variable elements of an item to bring about optimum or desired performance.
f. Calibrate. To determine and cause corrections to be made or to be adjusted on instruments or test measuring, and diagnostic equipment used in precision measurement. Consists of comparisons of two instruments, one of which is a certified standard of known accuracy, to detect and adjust any discrepancy in the accuracy of the instrument being compared.
g. Remove/Install. To remove and install the same item when required to perform service or other maintenance functions. Install may be the act of emplacing, or fixing into position a spare, repair part, or module (component or assembly) in a manner to allow the proper functioning of an equipment or system.
h. Replace. To remove an unserviceable item and install a serviceable counterpart in its place. "Replace" is authorized by the MAC and assigned maintenance level is shown as the 3rd position of the SMR code.
i. Repair. The application of maintenance services 1 including fault location/troubleshooting, 2 removal/installation, and disassembly/assembly 3 procedures, and maintenance actions 4 to identify troubles and restore serviceability to an item by correcting specific damage, fault, malfunction, or failure in a part, subassembly, module (component or assembly), end item, or system.
j. Overhaul. That maintenance effort (service/action) prescribed to restore an item to a completely serviceable/operational condition as required by maintenance standards in appropriate technical publications

1. Services - Inspect, test, service, adjust, align, calibrate, and/or replace.
2. Fault location/troubleshooting - The process of investigation and detecting the cause of equipment malfunctioning; the act of isolating a fault within a system or unit under test (UUT).
3. Disassembly/assembly - The step-by-step breakdown (taking apart) of a spare/functional group coded item to the level of its least component, that is assigned an SMR code for the level of maintenance under consideration (i.e., identified as maintenance significant).
4. Actions - Welding, grinding, riveting, straightening, facing, machining, and/or resurfacing.
(i.e. DMWR. Overhaul is normally the highest degree of maintenance performed by the Army. Overhaul does not normally return an item to like new condition.
k. Rebuilt. Consists of those services/actions necessary for the restoration of unserviceable equipment to a like new condition in accordance with original manufacturing standards. Rebuild is the highest degree of materiel maintenance applied to Army equipment. The rebuild operation includes the act of returning to zero those age measurements (e.g., hours,/miles) considered in classifying Army equipments/components.

## B-3. Explanation of Columns in the Mac, Section II

a. Column 1, Group Number. Column 1 lists functional group code numbers, the purpose of which is to identify components, assemblies. subassemblies, and modules with the next higher assembly.
b. Column 2, Component/Assembly. Column 2 contains the item names of components, assemblies, subassemblies, and modules for which maintenance is authorized.
c. Column 3, Maintenance functions. Column 3 lists the functions to be performed on the item listed in Column 2. (For detailed explanation of these functions, see paragraph B2).
d. Column 4, Maintenance Level. Column 4 specifies each level of maintenance authorized to perform each function listed in Column 3 by indicating work-time required (expressed as manhours in whole hours or decimals) in the appropriate subcolumn. This work-time figure represents the active time required to perform that maintenance function at the indicated level of maintenance. If the number or complexity of the tasks within the listed maintenance function vary at different maintenance levels, appropriate work-time figures will be shown for each level. The work-time figure represents the average time required to restore an item (assembly, subassembly, component. module. end item or system) to a serviceable condition under typical field operating conditions. This time includes preparation time (including any necessary disassembly/assembly time), troubleshooting/fault isolation time, and quality assurance time in addition to the time required to perform the specific tasks identified for the maintenance functions authorized in the maintenance allocation chart. The symbol designations for the various maintenance levels are as follows:

e. Column 5, Tools and Equipment. Column 5 specifies, by code, those common tool sets (not individual tools), common TMDE, and special tools, test, special TMDE, and special support equipment required to perform the designated function.
f. Column 6, Remarks. When applicable, this column contains a letter code, in alphabetical order, which is keyed to the remarks in Section IV.

## B-4. Explanation of Columns in Tool and Test Equipment Requirements, Section III.

a. Column 1, Reference Code The tool and test equipment reference code correlates with a code used in the MAC. Section 11, Column 5.
b. Column 2, Maintenance Level. The lowest level of maintenance authorized to use the tool or test equipment.
c. Column 3, Nomenclature. Name or identification of the tool or test equipment.
d. Column 4, National Stock Number. The National Stock Number of the tool or test equipment.
e. Column 5, tool Number. The manufacturer's part number.

## B-5. Explanation of Columns in Remarks, Section IV.

a. Column 1, Reference Code The code recorded in Column 6, Section II.
b. Column 2, Remarks. This column lists information pertinent to the maintenance functions being performed as indicated in the MAC, Section II.
5. Thins maintenance level is not included In Section II, column (4) of the Maintenance Allocation Chart. Functions to this level of maintenance are identified by a work--time figure in the "H" column of Section II, column (4), and an associated reference code used in the Remarks Code Column (6) This code is keyed to Section IV, Remarks, and the SRA complete repair application is explained there.

Section II. MAINTENANCE ALLOCATION CHART
FOR
PROCESSOR, INTERMEDIATE FREQUENCY
CV-4008/U







B-8


## SECTION III. TOOL AND TEST EQUIPMENT REQUIREMENTS FOR <br> PROCESSOR, INTERMEDIATE FREQUENCY CV-4008/U

| $\begin{aligned} & \hline \text { TOOL OR TEST } \\ & \text { EQUIPMENT } \\ & \text { REF CODE } \\ & \hline \end{aligned}$ | MAINTENANCE CATEGORY | NOMENCLATURE | NATIONAL/NATO STOCK NUMBER | TOOL NUMBER |
| :---: | :---: | :---: | :---: | :---: |
| 01 | D | TOOL KIT, ELECTRONIC EQUIPMENT REPAIR | 5108-00-339-3150 | 8001-0018 |
| 02 | 0, D | TOOL KIT, ELECTRONIC EQUIPMENT TK-105/G | 5180-00-610-8177 |  |
| 03 | D | MULTIMETER, DIGITAL AN/USM-486(U) | 6625-01-145-2430 | 8050A-5011 |
| 04 | D | ANALYZER, SPECTRUM AN/USM-489(V)1 | 6625-01-079-9495 | 492-01-02-03-21 |
| 05 | D | POWER SUPPLY, RECEIVER PP-8184/U | 5895-01-253-3997 | C5116264 |
| 06 | D | TEST SET, ELECTRONIC SYSTEMS TS-4239/U | 6625-01-2609326 | C5116271 |
| 07 | D | EXTENDER CARD, TWENTY PIN |  | C5116738 |
| 08 | D | EXTENDER CARD, NINETY PIN |  | C5116742 |
| 09 | D | TERMINATOR, 50 OHM |  | C5118444 |
| 10 | 0 | MISSION TEST EQUIPMENT |  | C5117754 |
| 11 | 0 | TAPE, LINE REPLACEABLE UNIT DIAGNOSTICS |  | 5034-2934-01 |
| 12 | F, D | VOLTMETER, VECTOR ME-512/U | 6625-00-929-1897 | 8405A |
| 13 | F, D | OSCILLOSCOPE, 400 MHZ | 6625-01-015-6562 | OS-266 (P)IU |
| 14 | D | TEST SYSTEM |  | ST-3000 |
| 15 | D | COMPUTER, DIGITAL |  | C5090294 |
| 16 | D | TORQUE LIMITING SET |  | MMCARR |
|  |  |  |  | 5716A13 |
| 17 | D | REPAIR KIT, INSERT-SCREW THREAD |  | C5090586 |
| 18 | F | GENERAL SUPPORT MAINTENANCE FACILITY |  |  |
| 19 | D | EXTRACTOR, CIRCUIT CARD |  | C5090586 |
| 20 | D | CABLE ADAPTER, VOLTMETER, VECTOR |  | LOMFG |
| 21 | D | TEST CABLE, POWER SUPPLY |  | LOMFG |
| 22 | D | TOOL, INSERTION/EXTRACTION |  | 4916A |
| 23 | D | TEST CABLE, SPECTRUM ANALYZER |  | LOMFG |
| 24 | D | CABLE ADAPTER, DIGITAL MULTIMETER |  | LOMFG |
| 25 | $F, D$ | PROBE, PASSIVE 10X | 6625-01459-2436 | P6063B |
| 26 | D | AMPLIFIER. WIDE BAND | 6625-00-506-1121 | 7A19 |

B-111(B-12 BLANK)

## SECTION IV. REMARKS



## APPENDIX C

ILLUSTRATED LIST OF MANUFACTURED ITEMS


|  | PART NUMBER | ITEM | QUANTITY |
| :---: | :---: | :---: | :---: |
| 1 | 20 AWG | WIRE, WHITE | 6 INCHES |
| 2 | MS2749-20 | PIN, CONNECTOR | 2 |
| 3 | $M 23053 / 5-101-0$ | SLEEVING <br> INSULATION | AR |

## C-1

## ALINEMENT COVER



|  | PART NO. | ITEM | QUANTITY |
| :---: | :---: | :---: | :---: |
| 1 | C5117923 | COVER | 1 |



| REFERENCE DESIGNATION | COMPONENTS | KEY |
| :---: | :---: | :---: |
| $\lrcorner 1$ | CONNECTOR POWER INPUT | 1 |
| J2 | CONNECTORCHAIFINPUT | to |
| 13 | CONNECTORIU | 2 |
| J4 | CONNECYORCHBIFINPUT | 9 |
| J5 | CONNECTOR CHCIFINPUT | 8 |
| ง6 | CONNECTOR CHDIFINPUT | 7 |
| $\pi$ | Connector lsaifinput | 6 |
| J8 | CONNECTORRDCIO | 3 |
| נ9 | CONNECTOR USE:F INPUT | 5 |
| د10 | CONNECTOR BIt IFINPUT | 4 |
| A1A12 | MODULE ASSEMBLY, OUAD PHASE DETECTOR A | 11 |
| A1A13 | MODULEASSEMBLY, OUAD PHASE DETECTOR B | 13 |
| W15 | Wire harness | 12 |



FO-1 Component Locations (Sheet 1 of 2)


| REFERENCE designation | COMPONENTS | KEY |
| :---: | :---: | :---: |
| A1A1 | 150 MHz MODULE | 1 |
| A1A2 | 150 MHz MODULE | 2 |
| A1A3 | BIT ASSEMBLY | 3 |
| A1A4 | 150 MHz MODULE | 4 |
| A1A5 | 150 MHz MODULE | 5 |
| Alag | 120 MHZ IF MODULE | 7 |
| Atat | 180 MHz IF MODULE | 6 |
| Alas | FRU MODULE | 8 |
| atas | $150 \mathrm{MHz} \mathrm{IF} \mathrm{LIMITER/LOG} \mathrm{MODULE}$ | 9 |
| Alato | delar line module | 10 |
| Atait | fru-converter module | 11 |
| Azat | interface cca | 22 |
| A2A2 | confirm logic cca | 21 |
| A2A3 | threshold detector / gate generator cca | 20 |
| A2A4 | Phasereversal detector cca | 19 |
| A2A5 | DUAL SAMPLE/HOLD PHASE CIRCUIT CARD ASSEMBLY | 18 |
| azag | DUAL SAMPLE/HOLD PHASE CIRCUIT CARD ASSEMBLY | 17 |
| A2A7 | DUAL SAMPLE/HOLD PHASE CIRCUIT CARD ASSEMBLY | 16 |
| Azas | DUAL SAMPLE/HOLD PHASE CIRCUIT CARD ASSEMBLY | 15 |
| azas | DUAL SAMPLE/HOLD AMPLITUDE CIRCUIT CARD ASSEMBLY | 14 |
| A2A10 | DUAL SAMPLE/HOLD FRU CIRCUIT CARD ASSEMBLY | 13 |
| A2A11 | DUAL SAMPLE/HOLD AMPLITUDE/FRU CIRCUIT CARD ASSEMBLY | 12 |

FO-1 Component Locations (Sheet 2 of 2)




FO-2 Adjustment Locations (Sheet 3 of 3)





FO-3. Test Points and Measurements (Circuit Card A2A11) (Sheet 4 of 5)


FO-3. Test Points and Measurements (Sheet 5 of 5)



FO-4. IFP Block Diagram (Sheet 2 of 3)


FO-4. IFP Block Diagram (Sheet 3 of 3)

By Order of the Secretary of the Army:
GORDON R. SULLIVAN General, United States Army

Chief of Staff

Official:
mithon ox cas
MILTON H. HAMILTON
Administrative Assistant to the Secretary of the Army

06273

## DISTRIBUTION:

To be distributed in accordance with DA Form 12-36-E, block 9657 requirements for TM 11-5895-1284-13.
*U.S. GOVERNMENT PRINTING OFFICE: 1996-406421/60274


# THE METRIC SYSTEM AND EQUIVALENTS 

NEAR MEASURE

Centimeter $=10$ Millimeters $=0.01$ Meters $=0.3937$ Inches 1 Meter $=100$ Centimeters $=1000$ Millimeters $=39.37$ Inches 1 Kilometer $=1000$ Meters $=0.621$ Miles
'VEIGHTS
Gram $=0.001$ Kilograms $=1000$ Milligrams $=0.035$ Ounces $1 \mathrm{Kilogram}=1000 \mathrm{Grams}=2.2 \mathrm{lb}$.
1 Metric Ton = 1000 Kilograms = 1 Megagram = 1.1 Short Tons

## LIQUID MEASURE

1 Milliliter $=0.001$ Liters $=0.0338$ Fluid Ounces
1 Liter $=1000$ Milliliters $=33.82$ Fluid Ounces

## SQUARE MEASURE

1 Sq. Centimeter $=100$ Sq. Millimeters $=0.155$ Sq. Inches 1 Sq. Meter $=10,000 \mathrm{Sq}$. Centimeters $=10.76$ Sq. Feet
1 Sq. Kilometer $=1,000,000 \mathrm{Sq}$. Meters $=0.386$ Sq. Miles

## CUBIC MEASURE

1 Cu. Centimeter $=1000 \mathrm{Cu}$. Millimeters $=0.06 \mathrm{Cu}$. Inches 1 Cu. Meter $=1,000,000 \mathrm{Cu}$. Centimeters $=35.31 \mathrm{Cu}$. Feet

## TEMPERATURE

$5 / 9\left({ }^{\circ} \mathrm{F}-32\right)={ }^{\circ} \mathrm{C}$
$212^{\circ}$ Fahrenheit is evuivalent to $100^{\circ}$ Celsius
$90^{\circ}$ Fahrenheit is equivalent to $32.2^{\circ}$ Celsius
$32^{\circ}$ Fahrenheit is equivalent to $0^{\circ}$ Celsius
$9 / 5 \mathrm{C}^{\circ}+32={ }^{\circ} \mathrm{F}$

## APPROXIMATE CONVERSION FACIORS

| to Change | TO | MULTIPLY BY |
| :---: | :---: | :---: |
| Inches | Centimeters | 2.540 |
| Feet | Meters. | 0.305 |
| Yards | Meters | 0.914 |
| Miles | Kilometers | 1.609 |
| Square Inches | Square Centimeters. | 6.451 |
| Square Feet | Square Meters | 0.093 |
| Square Yards | Square Meters | 0.836 |
| Square Miles | Square Kilometers | 2.590 |
| Acres | Square Hectometers | 0.405 |
| Cubic Feet | Cubic Meters ....... | 0.028 |
| Cubic Yards | Cubic Meters | 0.765 |
| Fluid Ounces | Milliliters. | 29.573 |
| its | Liters. | 0.473 |
| arts. | Liters. | 0.946 |
| , allons | Liters. | 3.785 |
| Ounces | Grams | 28.349 |
| Pounds | Kilograms | 0.454 |
| Short Tons | Metric Tons | 0.907 |
| Pound-Feet | Newton-Meters | 1.356 |
| Pounds per Square Inch | Kilopascals | 6.895 |
| Miles per Gallon........ | Kilometers per Liter | 0.425 |
| Miles per Hour | Kilometers per Hour . | 1.609 |
| TO CHANGE | TO | MULTIPLY BY |
| Centimeters | Inches | 0.394 |
| Meters. | Feet | 3.280 |
| Meters. | Yards | 1.094 |
| Kilometers | Miles | 0.621 |
| Square Centimeters | Square Inches | 0.155 |
| Square Meters... | Square Feet. . | 10.764 |
| Square Meters. | Square Yards | 1.196 |
| Square Kilometers. | Square Miles. | 0.386 |
| Square Hectometers | Acres ..... | 2.471 |
| Cubic Meters | Cubic Feet | 35.315 |
| Cubic Meters | Cubic Yards | 1.308 |
| Milliliters. | Fluid Ounces | 0.034 |
| Liters..... | Pints......... | 2.113 |
| Liters. | Quarts. | 1.057 |
| 'ers. | Gallons | 0.264 |
| ms. | Ounces | 0.035 |
| . Ograms | Pounds | 2.205 |
| Metric Tons. | Short Tons | 1.102 |
| Newton-Meters | Pounds-Feet | 0.738 |
| Kilopascals | Pounds per Square Inch | 0.145 |
| ${ }^{-1}$ ometers per Liter | Miles per Gallon....... | 2.354 |
| smeters per Hour. | Miles per Hour. . | 0.621 |

PIN: 072314-000

